@@ -746,7 +746,7 @@ static int vmw_setup_pci_resources(struct vmw_private *dev,
746
746
dev -> vram_size = pci_resource_len (pdev , 2 );
747
747
748
748
drm_info (& dev -> drm ,
749
- "Register MMIO at 0x%pa size is %llu kiB \n" ,
749
+ "Register MMIO at 0x%pa size is %llu KiB \n" ,
750
750
& rmmio_start , (uint64_t )rmmio_size / 1024 );
751
751
dev -> rmmio = devm_ioremap (dev -> drm .dev ,
752
752
rmmio_start ,
@@ -765,7 +765,7 @@ static int vmw_setup_pci_resources(struct vmw_private *dev,
765
765
fifo_size = pci_resource_len (pdev , 2 );
766
766
767
767
drm_info (& dev -> drm ,
768
- "FIFO at %pa size is %llu kiB \n" ,
768
+ "FIFO at %pa size is %llu KiB \n" ,
769
769
& fifo_start , (uint64_t )fifo_size / 1024 );
770
770
dev -> fifo_mem = devm_memremap (dev -> drm .dev ,
771
771
fifo_start ,
@@ -790,7 +790,7 @@ static int vmw_setup_pci_resources(struct vmw_private *dev,
790
790
* SVGA_REG_VRAM_SIZE.
791
791
*/
792
792
drm_info (& dev -> drm ,
793
- "VRAM at %pa size is %llu kiB \n" ,
793
+ "VRAM at %pa size is %llu KiB \n" ,
794
794
& dev -> vram_start , (uint64_t )dev -> vram_size / 1024 );
795
795
796
796
return 0 ;
@@ -984,13 +984,13 @@ static int vmw_driver_load(struct vmw_private *dev_priv, u32 pci_id)
984
984
dev_priv -> max_primary_mem = dev_priv -> vram_size ;
985
985
}
986
986
drm_info (& dev_priv -> drm ,
987
- "Legacy memory limits: VRAM = %llu kB , FIFO = %llu kB , surface = %u kB \n" ,
987
+ "Legacy memory limits: VRAM = %llu KiB , FIFO = %llu KiB , surface = %u KiB \n" ,
988
988
(u64 )dev_priv -> vram_size / 1024 ,
989
989
(u64 )dev_priv -> fifo_mem_size / 1024 ,
990
990
dev_priv -> memory_size / 1024 );
991
991
992
992
drm_info (& dev_priv -> drm ,
993
- "MOB limits: max mob size = %u kB , max mob pages = %u\n" ,
993
+ "MOB limits: max mob size = %u KiB , max mob pages = %u\n" ,
994
994
dev_priv -> max_mob_size / 1024 , dev_priv -> max_mob_pages );
995
995
996
996
ret = vmw_dma_masks (dev_priv );
@@ -1008,7 +1008,7 @@ static int vmw_driver_load(struct vmw_private *dev_priv, u32 pci_id)
1008
1008
(unsigned )dev_priv -> max_gmr_pages );
1009
1009
}
1010
1010
drm_info (& dev_priv -> drm ,
1011
- "Maximum display memory size is %llu kiB \n" ,
1011
+ "Maximum display memory size is %llu KiB \n" ,
1012
1012
(uint64_t )dev_priv -> max_primary_mem / 1024 );
1013
1013
1014
1014
/* Need mmio memory to check for fifo pitchlock cap. */
0 commit comments