Skip to content

Commit a56035c

Browse files
Anshuman Khandualctmarinas
authored andcommitted
arm64/sysreg: Convert TRBTRG_EL1 register to automatic generation
This converts TRBTRG_EL1 register to automatic generation without causing any functional change. Cc: Will Deacon <[email protected]> Cc: Marc Zyngier <[email protected]> Cc: Mark Brown <[email protected]> Cc: Rob Herring <[email protected]> Cc: Suzuki K Poulose <[email protected]> Cc: James Morse <[email protected]> Cc: [email protected] Cc: [email protected] Reviewed-by: Mark Brown <[email protected]> Signed-off-by: Anshuman Khandual <[email protected]> Reviewed-by: Suzuki K Poulose <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Catalin Marinas <[email protected]>
1 parent 3077b1d commit a56035c

File tree

2 files changed

+5
-3
lines changed

2 files changed

+5
-3
lines changed

arch/arm64/include/asm/sysreg.h

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -227,13 +227,10 @@
227227

228228
/*** End of Statistical Profiling Extension ***/
229229

230-
#define SYS_TRBTRG_EL1 sys_reg(3, 0, 9, 11, 6)
231230
#define SYS_TRBIDR_EL1 sys_reg(3, 0, 9, 11, 7)
232231

233232
#define TRBSR_EL1_BSC_MASK GENMASK(5, 0)
234233
#define TRBSR_EL1_BSC_SHIFT 0
235-
#define TRBTRG_EL1_TRG_MASK GENMASK(31, 0)
236-
#define TRBTRG_EL1_TRG_SHIFT 0
237234
#define TRBIDR_EL1_F BIT(5)
238235
#define TRBIDR_EL1_P BIT(4)
239236
#define TRBIDR_EL1_Align_MASK GENMASK(3, 0)

arch/arm64/tools/sysreg

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2314,3 +2314,8 @@ Enum 9:8 SH
23142314
EndEnum
23152315
Field 7:0 Attr
23162316
EndSysreg
2317+
2318+
Sysreg TRBTRG_EL1 3 0 9 11 6
2319+
Res0 63:32
2320+
Field 31:0 TRG
2321+
EndSysreg

0 commit comments

Comments
 (0)