|
694 | 694 | compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
|
695 | 695 | reg = <0x30b40000 0x10000>;
|
696 | 696 | interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
|
697 |
| - clocks = <&clk IMX8MM_CLK_DUMMY>, |
| 697 | + clocks = <&clk IMX8MM_CLK_IPG_ROOT>, |
698 | 698 | <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
|
699 | 699 | <&clk IMX8MM_CLK_USDHC1_ROOT>;
|
700 | 700 | clock-names = "ipg", "ahb", "per";
|
|
710 | 710 | compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
|
711 | 711 | reg = <0x30b50000 0x10000>;
|
712 | 712 | interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
|
713 |
| - clocks = <&clk IMX8MM_CLK_DUMMY>, |
| 713 | + clocks = <&clk IMX8MM_CLK_IPG_ROOT>, |
714 | 714 | <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
|
715 | 715 | <&clk IMX8MM_CLK_USDHC2_ROOT>;
|
716 | 716 | clock-names = "ipg", "ahb", "per";
|
|
724 | 724 | compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
|
725 | 725 | reg = <0x30b60000 0x10000>;
|
726 | 726 | interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
|
727 |
| - clocks = <&clk IMX8MM_CLK_DUMMY>, |
| 727 | + clocks = <&clk IMX8MM_CLK_IPG_ROOT>, |
728 | 728 | <&clk IMX8MM_CLK_NAND_USDHC_BUS>,
|
729 | 729 | <&clk IMX8MM_CLK_USDHC3_ROOT>;
|
730 | 730 | clock-names = "ipg", "ahb", "per";
|
|
0 commit comments