Skip to content

Commit a6c4d01

Browse files
Ran Sunalexdeucher
authored andcommitted
drm/amd/pm: open brace '{' following struct go on the same line
ERROR: open brace '{' following struct go on the same line Signed-off-by: Ran Sun <[email protected]> Signed-off-by: Alex Deucher <[email protected]>
1 parent 6ab0a4a commit a6c4d01

File tree

1 file changed

+7
-14
lines changed

1 file changed

+7
-14
lines changed

drivers/gpu/drm/amd/pm/swsmu/inc/smu_v13_0_7_pptable.h

Lines changed: 7 additions & 14 deletions
Original file line numberDiff line numberDiff line change
@@ -41,8 +41,7 @@
4141
#define SMU_13_0_7_PP_OVERDRIVE_VERSION 0x83 // OverDrive 8 Table Version 0.2
4242
#define SMU_13_0_7_PP_POWERSAVINGCLOCK_VERSION 0x01 // Power Saving Clock Table Version 1.00
4343

44-
enum SMU_13_0_7_ODFEATURE_CAP
45-
{
44+
enum SMU_13_0_7_ODFEATURE_CAP {
4645
SMU_13_0_7_ODCAP_GFXCLK_LIMITS = 0,
4746
SMU_13_0_7_ODCAP_UCLK_LIMITS,
4847
SMU_13_0_7_ODCAP_POWER_LIMIT,
@@ -62,8 +61,7 @@ enum SMU_13_0_7_ODFEATURE_CAP
6261
SMU_13_0_7_ODCAP_COUNT,
6362
};
6463

65-
enum SMU_13_0_7_ODFEATURE_ID
66-
{
64+
enum SMU_13_0_7_ODFEATURE_ID {
6765
SMU_13_0_7_ODFEATURE_GFXCLK_LIMITS = 1 << SMU_13_0_7_ODCAP_GFXCLK_LIMITS, //GFXCLK Limit feature
6866
SMU_13_0_7_ODFEATURE_UCLK_LIMITS = 1 << SMU_13_0_7_ODCAP_UCLK_LIMITS, //UCLK Limit feature
6967
SMU_13_0_7_ODFEATURE_POWER_LIMIT = 1 << SMU_13_0_7_ODCAP_POWER_LIMIT, //Power Limit feature
@@ -85,8 +83,7 @@ enum SMU_13_0_7_ODFEATURE_ID
8583

8684
#define SMU_13_0_7_MAX_ODFEATURE 32 //Maximum Number of OD Features
8785

88-
enum SMU_13_0_7_ODSETTING_ID
89-
{
86+
enum SMU_13_0_7_ODSETTING_ID {
9087
SMU_13_0_7_ODSETTING_GFXCLKFMAX = 0,
9188
SMU_13_0_7_ODSETTING_GFXCLKFMIN,
9289
SMU_13_0_7_ODSETTING_UCLKFMIN,
@@ -123,8 +120,7 @@ enum SMU_13_0_7_ODSETTING_ID
123120
};
124121
#define SMU_13_0_7_MAX_ODSETTING 64 //Maximum Number of ODSettings
125122

126-
enum SMU_13_0_7_PWRMODE_SETTING
127-
{
123+
enum SMU_13_0_7_PWRMODE_SETTING {
128124
SMU_13_0_7_PMSETTING_POWER_LIMIT_QUIET = 0,
129125
SMU_13_0_7_PMSETTING_POWER_LIMIT_BALANCE,
130126
SMU_13_0_7_PMSETTING_POWER_LIMIT_TURBO,
@@ -144,8 +140,7 @@ enum SMU_13_0_7_PWRMODE_SETTING
144140
};
145141
#define SMU_13_0_7_MAX_PMSETTING 32 //Maximum Number of PowerMode Settings
146142

147-
struct smu_13_0_7_overdrive_table
148-
{
143+
struct smu_13_0_7_overdrive_table {
149144
uint8_t revision; //Revision = SMU_13_0_7_PP_OVERDRIVE_VERSION
150145
uint8_t reserve[3]; //Zero filled field reserved for future use
151146
uint32_t feature_count; //Total number of supported features
@@ -156,8 +151,7 @@ struct smu_13_0_7_overdrive_table
156151
int16_t pm_setting[SMU_13_0_7_MAX_PMSETTING]; //Optimized power mode feature settings
157152
};
158153

159-
enum SMU_13_0_7_PPCLOCK_ID
160-
{
154+
enum SMU_13_0_7_PPCLOCK_ID {
161155
SMU_13_0_7_PPCLOCK_GFXCLK = 0,
162156
SMU_13_0_7_PPCLOCK_SOCCLK,
163157
SMU_13_0_7_PPCLOCK_UCLK,
@@ -175,8 +169,7 @@ enum SMU_13_0_7_PPCLOCK_ID
175169
};
176170
#define SMU_13_0_7_MAX_PPCLOCK 16 //Maximum Number of PP Clocks
177171

178-
struct smu_13_0_7_powerplay_table
179-
{
172+
struct smu_13_0_7_powerplay_table {
180173
struct atom_common_table_header header; //For PLUM_BONITO, header.format_revision = 15, header.content_revision = 0
181174
uint8_t table_revision; //For PLUM_BONITO, table_revision = 2
182175
uint8_t padding;

0 commit comments

Comments
 (0)