Skip to content

Commit a76a20f

Browse files
jhswartztsbogend
authored andcommitted
mips: dts: ralink: mt7621: reorder gic node attributes
Reorder the attributes of the Global Interrupt Controller node to fit DTS style guidelines. Signed-off-by: Justin Swartz <[email protected]> Reviewed-by: Arınç ÜNAL <[email protected]> Reviewed-by: AngeloGioacchino Del Regno <[email protected]> Reviewed-by: Sergio Paracuellos <[email protected]> Signed-off-by: Thomas Bogendoerfer <[email protected]>
1 parent 297fa85 commit a76a20f

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

arch/mips/boot/dts/ralink/mt7621.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -338,15 +338,15 @@
338338
compatible = "mti,gic";
339339
reg = <0x1fbc0000 0x2000>;
340340

341-
interrupt-controller;
342341
#interrupt-cells = <3>;
342+
interrupt-controller;
343343

344344
mti,reserved-cpu-vectors = <7>;
345345

346346
timer {
347347
compatible = "mti,gic-timer";
348-
interrupts = <GIC_LOCAL 1 IRQ_TYPE_NONE>;
349348
clocks = <&sysc MT7621_CLK_CPU>;
349+
interrupts = <GIC_LOCAL 1 IRQ_TYPE_NONE>;
350350
};
351351
};
352352

0 commit comments

Comments
 (0)