We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 85230ee commit a7f9d98Copy full SHA for a7f9d98
drivers/gpu/drm/amd/amdgpu/nbio_v7_0.c
@@ -271,8 +271,19 @@ const struct nbio_hdp_flush_reg nbio_v7_0_hdp_flush_reg = {
271
.ref_and_mask_sdma1 = GPU_HDP_FLUSH_DONE__SDMA1_MASK,
272
};
273
274
+#define regRCC_DEV0_EPF6_STRAP4 0xd304
275
+#define regRCC_DEV0_EPF6_STRAP4_BASE_IDX 5
276
+
277
static void nbio_v7_0_init_registers(struct amdgpu_device *adev)
278
{
279
+ uint32_t data;
280
281
+ switch (adev->ip_versions[NBIO_HWIP][0]) {
282
+ case IP_VERSION(2, 5, 0):
283
+ data = RREG32_SOC15(NBIO, 0, regRCC_DEV0_EPF6_STRAP4) & ~BIT(23);
284
+ WREG32_SOC15(NBIO, 0, regRCC_DEV0_EPF6_STRAP4, data);
285
+ break;
286
+ }
287
}
288
289
#define MMIO_REG_HOLE_OFFSET (0x80000 - PAGE_SIZE)
0 commit comments