We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent f09b946 commit a8cd038Copy full SHA for a8cd038
drivers/clk/mediatek/clk-mux.c
@@ -121,6 +121,7 @@ const struct clk_ops mtk_mux_clr_set_upd_ops = {
121
.get_parent = mtk_clk_mux_get_parent,
122
.set_parent = mtk_clk_mux_set_parent_setclr_lock,
123
};
124
+EXPORT_SYMBOL_GPL(mtk_mux_clr_set_upd_ops);
125
126
const struct clk_ops mtk_mux_gate_clr_set_upd_ops = {
127
.enable = mtk_clk_mux_enable_setclr,
@@ -129,6 +130,7 @@ const struct clk_ops mtk_mux_gate_clr_set_upd_ops = {
129
130
131
132
133
+EXPORT_SYMBOL_GPL(mtk_mux_gate_clr_set_upd_ops);
134
135
static struct clk *mtk_clk_register_mux(const struct mtk_mux *mux,
136
struct regmap *regmap,
0 commit comments