Skip to content

Commit aba04b0

Browse files
lumaglumag
committed
dt-bindings: display/msm: split dpu-sc7180 into DPU and MDSS parts
In order to make the schema more readable, split dpu-sc7180 into the DPU and MDSS parts, each one describing just a single device binding. Reviewed-by: Rob Herring <[email protected]> Signed-off-by: Dmitry Baryshkov <[email protected]> Patchwork: https://patchwork.freedesktop.org/patch/508386/ Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Dmitry Baryshkov <[email protected]>
1 parent 5a5c7b3 commit aba04b0

File tree

3 files changed

+220
-158
lines changed

3 files changed

+220
-158
lines changed

‎Documentation/devicetree/bindings/display/msm/dpu-sc7180.yaml

Lines changed: 0 additions & 158 deletions
This file was deleted.

‎Documentation/devicetree/bindings/display/msm/qcom,sc7180-dpu.yaml

Lines changed: 95 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,95 @@
1+
# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/display/msm/qcom,sc7180-dpu.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Qualcomm Display DPU dt properties for SC7180 target
8+
9+
maintainers:
10+
- Krishna Manikandan <[email protected]>
11+
12+
$ref: /schemas/display/msm/dpu-common.yaml#
13+
14+
properties:
15+
compatible:
16+
items:
17+
- const: qcom,sc7180-dpu
18+
19+
reg:
20+
items:
21+
- description: Address offset and size for mdp register set
22+
- description: Address offset and size for vbif register set
23+
24+
reg-names:
25+
items:
26+
- const: mdp
27+
- const: vbif
28+
29+
clocks:
30+
items:
31+
- description: Display hf axi clock
32+
- description: Display ahb clock
33+
- description: Display rotator clock
34+
- description: Display lut clock
35+
- description: Display core clock
36+
- description: Display vsync clock
37+
38+
clock-names:
39+
items:
40+
- const: bus
41+
- const: iface
42+
- const: rot
43+
- const: lut
44+
- const: core
45+
- const: vsync
46+
47+
unevaluatedProperties: false
48+
49+
examples:
50+
- |
51+
#include <dt-bindings/clock/qcom,dispcc-sc7180.h>
52+
#include <dt-bindings/clock/qcom,gcc-sc7180.h>
53+
#include <dt-bindings/power/qcom-rpmpd.h>
54+
55+
display-controller@ae01000 {
56+
compatible = "qcom,sc7180-dpu";
57+
reg = <0x0ae01000 0x8f000>,
58+
<0x0aeb0000 0x2008>;
59+
60+
reg-names = "mdp", "vbif";
61+
62+
clocks = <&gcc GCC_DISP_HF_AXI_CLK>,
63+
<&dispcc DISP_CC_MDSS_AHB_CLK>,
64+
<&dispcc DISP_CC_MDSS_ROT_CLK>,
65+
<&dispcc DISP_CC_MDSS_MDP_LUT_CLK>,
66+
<&dispcc DISP_CC_MDSS_MDP_CLK>,
67+
<&dispcc DISP_CC_MDSS_VSYNC_CLK>;
68+
clock-names = "bus", "iface", "rot", "lut", "core",
69+
"vsync";
70+
71+
interrupt-parent = <&mdss>;
72+
interrupts = <0>;
73+
power-domains = <&rpmhpd SC7180_CX>;
74+
operating-points-v2 = <&mdp_opp_table>;
75+
76+
ports {
77+
#address-cells = <1>;
78+
#size-cells = <0>;
79+
80+
port@0 {
81+
reg = <0>;
82+
endpoint {
83+
remote-endpoint = <&dsi0_in>;
84+
};
85+
};
86+
87+
port@2 {
88+
reg = <2>;
89+
endpoint {
90+
remote-endpoint = <&dp_in>;
91+
};
92+
};
93+
};
94+
};
95+
...

‎Documentation/devicetree/bindings/display/msm/qcom,sc7180-mdss.yaml

Lines changed: 125 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,125 @@
1+
# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/display/msm/qcom,sc7180-mdss.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Qualcomm SC7180 Display MDSS
8+
9+
maintainers:
10+
- Krishna Manikandan <[email protected]>
11+
12+
description:
13+
Device tree bindings for MSM Mobile Display Subsystem(MDSS) that encapsulates
14+
sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree
15+
bindings of MDSS are mentioned for SC7180 target.
16+
17+
$ref: /schemas/display/msm/mdss-common.yaml#
18+
19+
properties:
20+
compatible:
21+
items:
22+
- const: qcom,sc7180-mdss
23+
24+
clocks:
25+
items:
26+
- description: Display AHB clock from gcc
27+
- description: Display AHB clock from dispcc
28+
- description: Display core clock
29+
30+
clock-names:
31+
items:
32+
- const: iface
33+
- const: ahb
34+
- const: core
35+
36+
iommus:
37+
maxItems: 1
38+
39+
interconnects:
40+
maxItems: 1
41+
42+
interconnect-names:
43+
maxItems: 1
44+
45+
patternProperties:
46+
"^display-controller@[0-9a-f]+$":
47+
type: object
48+
properties:
49+
compatible:
50+
const: qcom,sc7180-dpu
51+
52+
unevaluatedProperties: false
53+
54+
examples:
55+
- |
56+
#include <dt-bindings/clock/qcom,dispcc-sc7180.h>
57+
#include <dt-bindings/clock/qcom,gcc-sc7180.h>
58+
#include <dt-bindings/interrupt-controller/arm-gic.h>
59+
#include <dt-bindings/interconnect/qcom,sdm845.h>
60+
#include <dt-bindings/power/qcom-rpmpd.h>
61+
62+
display-subsystem@ae00000 {
63+
#address-cells = <1>;
64+
#size-cells = <1>;
65+
compatible = "qcom,sc7180-mdss";
66+
reg = <0xae00000 0x1000>;
67+
reg-names = "mdss";
68+
power-domains = <&dispcc MDSS_GDSC>;
69+
clocks = <&gcc GCC_DISP_AHB_CLK>,
70+
<&dispcc DISP_CC_MDSS_AHB_CLK>,
71+
<&dispcc DISP_CC_MDSS_MDP_CLK>;
72+
clock-names = "iface", "ahb", "core";
73+
74+
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
75+
interrupt-controller;
76+
#interrupt-cells = <1>;
77+
78+
interconnects = <&mmss_noc MASTER_MDP0 &mc_virt SLAVE_EBI1>;
79+
interconnect-names = "mdp0-mem";
80+
81+
iommus = <&apps_smmu 0x800 0x2>;
82+
ranges;
83+
84+
display-controller@ae01000 {
85+
compatible = "qcom,sc7180-dpu";
86+
reg = <0x0ae01000 0x8f000>,
87+
<0x0aeb0000 0x2008>;
88+
89+
reg-names = "mdp", "vbif";
90+
91+
clocks = <&gcc GCC_DISP_HF_AXI_CLK>,
92+
<&dispcc DISP_CC_MDSS_AHB_CLK>,
93+
<&dispcc DISP_CC_MDSS_ROT_CLK>,
94+
<&dispcc DISP_CC_MDSS_MDP_LUT_CLK>,
95+
<&dispcc DISP_CC_MDSS_MDP_CLK>,
96+
<&dispcc DISP_CC_MDSS_VSYNC_CLK>;
97+
clock-names = "bus", "iface", "rot", "lut", "core",
98+
"vsync";
99+
100+
interrupt-parent = <&mdss>;
101+
interrupts = <0>;
102+
power-domains = <&rpmhpd SC7180_CX>;
103+
operating-points-v2 = <&mdp_opp_table>;
104+
105+
ports {
106+
#address-cells = <1>;
107+
#size-cells = <0>;
108+
109+
port@0 {
110+
reg = <0>;
111+
dpu_intf1_out: endpoint {
112+
remote-endpoint = <&dsi0_in>;
113+
};
114+
};
115+
116+
port@2 {
117+
reg = <2>;
118+
dpu_intf0_out: endpoint {
119+
remote-endpoint = <&dp_in>;
120+
};
121+
};
122+
};
123+
};
124+
};
125+
...

0 commit comments

Comments
 (0)