Skip to content

Commit ac49b95

Browse files
ParthibanI17164kuba-moo
authored andcommitted
dt-bindings: net: add Microchip's LAN865X 10BASE-T1S MACPHY
The LAN8650/1 combines a Media Access Controller (MAC) and an Ethernet PHY to enable 10BASE-T1S networks. The Ethernet Media Access Controller (MAC) module implements a 10 Mbps half duplex Ethernet MAC, compatible with the IEEE 802.3 standard and a 10BASE-T1S physical layer transceiver integrated into the LAN8650/1. The communication between the Host and the MAC-PHY is specified in the OPEN Alliance 10BASE-T1x MACPHY Serial Interface (TC6). Reviewed-by: Conor Dooley <[email protected]> Reviewed-by: Andrew Lunn <[email protected]> Signed-off-by: Parthiban Veerasooran <[email protected]> Link: https://patch.msgid.link/[email protected] Signed-off-by: Jakub Kicinski <[email protected]>
1 parent 5cd2340 commit ac49b95

File tree

2 files changed

+75
-0
lines changed

2 files changed

+75
-0
lines changed
Lines changed: 74 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,74 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/net/microchip,lan8650.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Microchip LAN8650/1 10BASE-T1S MACPHY Ethernet Controllers
8+
9+
maintainers:
10+
- Parthiban Veerasooran <[email protected]>
11+
12+
description:
13+
The LAN8650/1 combines a Media Access Controller (MAC) and an Ethernet
14+
PHY to enable 10BASE‑T1S networks. The Ethernet Media Access Controller
15+
(MAC) module implements a 10 Mbps half duplex Ethernet MAC, compatible
16+
with the IEEE 802.3 standard and a 10BASE-T1S physical layer transceiver
17+
integrated into the LAN8650/1. The communication between the Host and
18+
the MAC-PHY is specified in the OPEN Alliance 10BASE-T1x MACPHY Serial
19+
Interface (TC6).
20+
21+
allOf:
22+
- $ref: /schemas/net/ethernet-controller.yaml#
23+
- $ref: /schemas/spi/spi-peripheral-props.yaml#
24+
25+
properties:
26+
compatible:
27+
oneOf:
28+
- const: microchip,lan8650
29+
- items:
30+
- const: microchip,lan8651
31+
- const: microchip,lan8650
32+
33+
reg:
34+
maxItems: 1
35+
36+
interrupts:
37+
description:
38+
Interrupt from MAC-PHY asserted in the event of Receive Chunks
39+
Available, Transmit Chunk Credits Available and Extended Status
40+
Event.
41+
maxItems: 1
42+
43+
spi-max-frequency:
44+
minimum: 15000000
45+
maximum: 25000000
46+
47+
required:
48+
- compatible
49+
- reg
50+
- interrupts
51+
- spi-max-frequency
52+
53+
unevaluatedProperties: false
54+
55+
examples:
56+
- |
57+
#include <dt-bindings/interrupt-controller/irq.h>
58+
#include <dt-bindings/gpio/gpio.h>
59+
60+
spi {
61+
#address-cells = <1>;
62+
#size-cells = <0>;
63+
64+
ethernet@0 {
65+
compatible = "microchip,lan8651", "microchip,lan8650";
66+
reg = <0>;
67+
pinctrl-names = "default";
68+
pinctrl-0 = <&eth0_pins>;
69+
interrupt-parent = <&gpio>;
70+
interrupts = <6 IRQ_TYPE_EDGE_FALLING>;
71+
local-mac-address = [04 05 06 01 02 03];
72+
spi-max-frequency = <15000000>;
73+
};
74+
};

MAINTAINERS

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14984,6 +14984,7 @@ MICROCHIP LAN8650/1 10BASE-T1S MACPHY ETHERNET DRIVER
1498414984
M: Parthiban Veerasooran <[email protected]>
1498514985
1498614986
S: Maintained
14987+
F: Documentation/devicetree/bindings/net/microchip,lan8650.yaml
1498714988
F: drivers/net/ethernet/microchip/lan865x/lan865x.c
1498814989

1498914990
MICROCHIP LAN87xx/LAN937x T1 PHY DRIVER

0 commit comments

Comments
 (0)