@@ -982,8 +982,13 @@ struct event_constraint intel_icl_pebs_event_constraints[] = {
982
982
INTEL_FLAGS_UEVENT_CONSTRAINT (0x0400 , 0x800000000ULL ), /* SLOTS */
983
983
984
984
INTEL_PLD_CONSTRAINT (0x1cd , 0xff ), /* MEM_TRANS_RETIRED.LOAD_LATENCY */
985
- INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD (0x1d0 , 0xf ), /* MEM_INST_RETIRED.LOAD */
986
- INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST (0x2d0 , 0xf ), /* MEM_INST_RETIRED.STORE */
985
+ INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD (0x11d0 , 0xf ), /* MEM_INST_RETIRED.STLB_MISS_LOADS */
986
+ INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST (0x12d0 , 0xf ), /* MEM_INST_RETIRED.STLB_MISS_STORES */
987
+ INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD (0x21d0 , 0xf ), /* MEM_INST_RETIRED.LOCK_LOADS */
988
+ INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD (0x41d0 , 0xf ), /* MEM_INST_RETIRED.SPLIT_LOADS */
989
+ INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST (0x42d0 , 0xf ), /* MEM_INST_RETIRED.SPLIT_STORES */
990
+ INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD (0x81d0 , 0xf ), /* MEM_INST_RETIRED.ALL_LOADS */
991
+ INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST (0x82d0 , 0xf ), /* MEM_INST_RETIRED.ALL_STORES */
987
992
988
993
INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_LD_RANGE (0xd1 , 0xd4 , 0xf ), /* MEM_LOAD_*_RETIRED.* */
989
994
0 commit comments