We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent a6d0812 commit ad7794dCopy full SHA for ad7794d
drivers/clocksource/sh_cmt.c
@@ -349,7 +349,7 @@ static int sh_cmt_enable(struct sh_cmt_channel *ch)
349
350
/*
351
* According to the sh73a0 user's manual, as CMCNT can be operated
352
- * only by the RCLK (Pseudo 32 KHz), there's one restriction on
+ * only by the RCLK (Pseudo 32 kHz), there's one restriction on
353
* modifying CMCNT register; two RCLK cycles are necessary before
354
* this register is either read or any modification of the value
355
* it holds is reflected in the LSI's actual operation.
0 commit comments