Skip to content

Commit afd094e

Browse files
kishonTero Kristo
kishon
authored and
Tero Kristo
committed
arm64: dts: ti: k3-j721e-main: Add WIZ and SERDES PHY nodes
Add DT nodes for all instances of WIZ and SERDES modules. Signed-off-by: Kishon Vijay Abraham I <[email protected]> Signed-off-by: Roger Quadros <[email protected]> Signed-off-by: Tero Kristo <[email protected]>
1 parent e0f9469 commit afd094e

File tree

1 file changed

+241
-0
lines changed

1 file changed

+241
-0
lines changed

‎arch/arm64/boot/dts/ti/k3-j721e-main.dtsi

Lines changed: 241 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,7 @@
44
*
55
* Copyright (C) 2016-2019 Texas Instruments Incorporated - https://www.ti.com/
66
*/
7+
#include <dt-bindings/phy/phy.h>
78

89
&cbass_main {
910
msmc_ram: sram@70000000 {
@@ -277,6 +278,246 @@
277278
pinctrl-single,function-mask = <0xffffffff>;
278279
};
279280

281+
dummy_cmn_refclk: dummy-cmn-refclk {
282+
#clock-cells = <0>;
283+
compatible = "fixed-clock";
284+
clock-frequency = <100000000>;
285+
};
286+
287+
dummy_cmn_refclk1: dummy-cmn-refclk1 {
288+
#clock-cells = <0>;
289+
compatible = "fixed-clock";
290+
clock-frequency = <100000000>;
291+
};
292+
293+
serdes_wiz0: wiz@5000000 {
294+
compatible = "ti,j721e-wiz-16g";
295+
#address-cells = <1>;
296+
#size-cells = <1>;
297+
power-domains = <&k3_pds 292 TI_SCI_PD_EXCLUSIVE>;
298+
clocks = <&k3_clks 292 5>, <&k3_clks 292 11>, <&dummy_cmn_refclk>;
299+
clock-names = "fck", "core_ref_clk", "ext_ref_clk";
300+
assigned-clocks = <&k3_clks 292 11>, <&k3_clks 292 0>;
301+
assigned-clock-parents = <&k3_clks 292 15>, <&k3_clks 292 4>;
302+
num-lanes = <2>;
303+
#reset-cells = <1>;
304+
ranges = <0x5000000 0x0 0x5000000 0x10000>;
305+
306+
wiz0_pll0_refclk: pll0-refclk {
307+
clocks = <&k3_clks 292 11>, <&dummy_cmn_refclk>;
308+
#clock-cells = <0>;
309+
assigned-clocks = <&wiz0_pll0_refclk>;
310+
assigned-clock-parents = <&k3_clks 292 11>;
311+
};
312+
313+
wiz0_pll1_refclk: pll1-refclk {
314+
clocks = <&k3_clks 292 0>, <&dummy_cmn_refclk1>;
315+
#clock-cells = <0>;
316+
assigned-clocks = <&wiz0_pll1_refclk>;
317+
assigned-clock-parents = <&k3_clks 292 0>;
318+
};
319+
320+
wiz0_refclk_dig: refclk-dig {
321+
clocks = <&k3_clks 292 11>, <&k3_clks 292 0>, <&dummy_cmn_refclk>, <&dummy_cmn_refclk1>;
322+
#clock-cells = <0>;
323+
assigned-clocks = <&wiz0_refclk_dig>;
324+
assigned-clock-parents = <&k3_clks 292 11>;
325+
};
326+
327+
wiz0_cmn_refclk_dig_div: cmn-refclk-dig-div {
328+
clocks = <&wiz0_refclk_dig>;
329+
#clock-cells = <0>;
330+
};
331+
332+
wiz0_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
333+
clocks = <&wiz0_pll1_refclk>;
334+
#clock-cells = <0>;
335+
};
336+
337+
serdes0: serdes@5000000 {
338+
compatible = "ti,sierra-phy-t0";
339+
reg-names = "serdes";
340+
reg = <0x5000000 0x10000>;
341+
#address-cells = <1>;
342+
#size-cells = <0>;
343+
resets = <&serdes_wiz0 0>;
344+
reset-names = "sierra_reset";
345+
clocks = <&wiz0_cmn_refclk_dig_div>, <&wiz0_cmn_refclk1_dig_div>;
346+
clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div";
347+
};
348+
};
349+
350+
serdes_wiz1: wiz@5010000 {
351+
compatible = "ti,j721e-wiz-16g";
352+
#address-cells = <1>;
353+
#size-cells = <1>;
354+
power-domains = <&k3_pds 293 TI_SCI_PD_EXCLUSIVE>;
355+
clocks = <&k3_clks 293 5>, <&k3_clks 293 13>, <&dummy_cmn_refclk>;
356+
clock-names = "fck", "core_ref_clk", "ext_ref_clk";
357+
assigned-clocks = <&k3_clks 293 13>, <&k3_clks 293 0>;
358+
assigned-clock-parents = <&k3_clks 293 17>, <&k3_clks 293 4>;
359+
num-lanes = <2>;
360+
#reset-cells = <1>;
361+
ranges = <0x5010000 0x0 0x5010000 0x10000>;
362+
363+
wiz1_pll0_refclk: pll0-refclk {
364+
clocks = <&k3_clks 293 13>, <&dummy_cmn_refclk>;
365+
#clock-cells = <0>;
366+
assigned-clocks = <&wiz1_pll0_refclk>;
367+
assigned-clock-parents = <&k3_clks 293 13>;
368+
};
369+
370+
wiz1_pll1_refclk: pll1-refclk {
371+
clocks = <&k3_clks 293 0>, <&dummy_cmn_refclk1>;
372+
#clock-cells = <0>;
373+
assigned-clocks = <&wiz1_pll1_refclk>;
374+
assigned-clock-parents = <&k3_clks 293 0>;
375+
};
376+
377+
wiz1_refclk_dig: refclk-dig {
378+
clocks = <&k3_clks 293 13>, <&k3_clks 293 0>, <&dummy_cmn_refclk>, <&dummy_cmn_refclk1>;
379+
#clock-cells = <0>;
380+
assigned-clocks = <&wiz1_refclk_dig>;
381+
assigned-clock-parents = <&k3_clks 293 13>;
382+
};
383+
384+
wiz1_cmn_refclk_dig_div: cmn-refclk-dig-div{
385+
clocks = <&wiz1_refclk_dig>;
386+
#clock-cells = <0>;
387+
};
388+
389+
wiz1_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
390+
clocks = <&wiz1_pll1_refclk>;
391+
#clock-cells = <0>;
392+
};
393+
394+
serdes1: serdes@5010000 {
395+
compatible = "ti,sierra-phy-t0";
396+
reg-names = "serdes";
397+
reg = <0x5010000 0x10000>;
398+
#address-cells = <1>;
399+
#size-cells = <0>;
400+
resets = <&serdes_wiz1 0>;
401+
reset-names = "sierra_reset";
402+
clocks = <&wiz1_cmn_refclk_dig_div>, <&wiz1_cmn_refclk1_dig_div>;
403+
clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div";
404+
};
405+
};
406+
407+
serdes_wiz2: wiz@5020000 {
408+
compatible = "ti,j721e-wiz-16g";
409+
#address-cells = <1>;
410+
#size-cells = <1>;
411+
power-domains = <&k3_pds 294 TI_SCI_PD_EXCLUSIVE>;
412+
clocks = <&k3_clks 294 5>, <&k3_clks 294 11>, <&dummy_cmn_refclk>;
413+
clock-names = "fck", "core_ref_clk", "ext_ref_clk";
414+
assigned-clocks = <&k3_clks 294 11>, <&k3_clks 294 0>;
415+
assigned-clock-parents = <&k3_clks 294 15>, <&k3_clks 294 4>;
416+
num-lanes = <2>;
417+
#reset-cells = <1>;
418+
ranges = <0x5020000 0x0 0x5020000 0x10000>;
419+
420+
wiz2_pll0_refclk: pll0-refclk {
421+
clocks = <&k3_clks 294 11>, <&dummy_cmn_refclk>;
422+
#clock-cells = <0>;
423+
assigned-clocks = <&wiz2_pll0_refclk>;
424+
assigned-clock-parents = <&k3_clks 294 11>;
425+
};
426+
427+
wiz2_pll1_refclk: pll1-refclk {
428+
clocks = <&k3_clks 294 0>, <&dummy_cmn_refclk1>;
429+
#clock-cells = <0>;
430+
assigned-clocks = <&wiz2_pll1_refclk>;
431+
assigned-clock-parents = <&k3_clks 294 0>;
432+
};
433+
434+
wiz2_refclk_dig: refclk-dig {
435+
clocks = <&k3_clks 294 11>, <&k3_clks 294 0>, <&dummy_cmn_refclk>, <&dummy_cmn_refclk1>;
436+
#clock-cells = <0>;
437+
assigned-clocks = <&wiz2_refclk_dig>;
438+
assigned-clock-parents = <&k3_clks 294 11>;
439+
};
440+
441+
wiz2_cmn_refclk_dig_div: cmn-refclk-dig-div {
442+
clocks = <&wiz2_refclk_dig>;
443+
#clock-cells = <0>;
444+
};
445+
446+
wiz2_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
447+
clocks = <&wiz2_pll1_refclk>;
448+
#clock-cells = <0>;
449+
};
450+
451+
serdes2: serdes@5020000 {
452+
compatible = "ti,sierra-phy-t0";
453+
reg-names = "serdes";
454+
reg = <0x5020000 0x10000>;
455+
#address-cells = <1>;
456+
#size-cells = <0>;
457+
resets = <&serdes_wiz2 0>;
458+
reset-names = "sierra_reset";
459+
clocks = <&wiz2_cmn_refclk_dig_div>, <&wiz2_cmn_refclk1_dig_div>;
460+
clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div";
461+
};
462+
};
463+
464+
serdes_wiz3: wiz@5030000 {
465+
compatible = "ti,j721e-wiz-16g";
466+
#address-cells = <1>;
467+
#size-cells = <1>;
468+
power-domains = <&k3_pds 295 TI_SCI_PD_EXCLUSIVE>;
469+
clocks = <&k3_clks 295 5>, <&k3_clks 295 9>, <&dummy_cmn_refclk>;
470+
clock-names = "fck", "core_ref_clk", "ext_ref_clk";
471+
assigned-clocks = <&k3_clks 295 9>, <&k3_clks 295 0>;
472+
assigned-clock-parents = <&k3_clks 295 13>, <&k3_clks 295 4>;
473+
num-lanes = <2>;
474+
#reset-cells = <1>;
475+
ranges = <0x5030000 0x0 0x5030000 0x10000>;
476+
477+
wiz3_pll0_refclk: pll0-refclk {
478+
clocks = <&k3_clks 295 9>, <&dummy_cmn_refclk>;
479+
#clock-cells = <0>;
480+
assigned-clocks = <&wiz3_pll0_refclk>;
481+
assigned-clock-parents = <&k3_clks 295 9>;
482+
};
483+
484+
wiz3_pll1_refclk: pll1-refclk {
485+
clocks = <&k3_clks 295 0>, <&dummy_cmn_refclk1>;
486+
#clock-cells = <0>;
487+
assigned-clocks = <&wiz3_pll1_refclk>;
488+
assigned-clock-parents = <&k3_clks 295 0>;
489+
};
490+
491+
wiz3_refclk_dig: refclk-dig {
492+
clocks = <&k3_clks 295 9>, <&k3_clks 295 0>, <&dummy_cmn_refclk>, <&dummy_cmn_refclk1>;
493+
#clock-cells = <0>;
494+
assigned-clocks = <&wiz3_refclk_dig>;
495+
assigned-clock-parents = <&k3_clks 295 9>;
496+
};
497+
498+
wiz3_cmn_refclk_dig_div: cmn-refclk-dig-div {
499+
clocks = <&wiz3_refclk_dig>;
500+
#clock-cells = <0>;
501+
};
502+
503+
wiz3_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
504+
clocks = <&wiz3_pll1_refclk>;
505+
#clock-cells = <0>;
506+
};
507+
508+
serdes3: serdes@5030000 {
509+
compatible = "ti,sierra-phy-t0";
510+
reg-names = "serdes";
511+
reg = <0x5030000 0x10000>;
512+
#address-cells = <1>;
513+
#size-cells = <0>;
514+
resets = <&serdes_wiz3 0>;
515+
reset-names = "sierra_reset";
516+
clocks = <&wiz3_cmn_refclk_dig_div>, <&wiz3_cmn_refclk1_dig_div>;
517+
clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div";
518+
};
519+
};
520+
280521
main_uart0: serial@2800000 {
281522
compatible = "ti,j721e-uart", "ti,am654-uart";
282523
reg = <0x00 0x02800000 0x00 0x100>;

0 commit comments

Comments
 (0)