Skip to content

Commit b053bc7

Browse files
Chao Haojoergroedel
authored andcommitted
iommu/mediatek: Move inv_sel_reg into the plat_data
For mt6779, MMU_INV_SEL register's offset is changed from 0x38 to 0x2c, so we can put inv_sel_reg in the plat_data to use it. In addition, we renamed it to REG_MMU_INV_SEL_GEN1 and use it before mt6779. Signed-off-by: Chao Hao <[email protected]> Reviewed-by: Matthias Brugger <[email protected]> Cc: Yong Wu <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Joerg Roedel <[email protected]>
1 parent 4bb2bf4 commit b053bc7

File tree

2 files changed

+7
-3
lines changed

2 files changed

+7
-3
lines changed

drivers/iommu/mtk_iommu.c

Lines changed: 6 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -37,7 +37,7 @@
3737
#define REG_MMU_INVLD_START_A 0x024
3838
#define REG_MMU_INVLD_END_A 0x028
3939

40-
#define REG_MMU_INV_SEL 0x038
40+
#define REG_MMU_INV_SEL_GEN1 0x038
4141
#define F_INVLD_EN0 BIT(0)
4242
#define F_INVLD_EN1 BIT(1)
4343

@@ -178,7 +178,7 @@ static void mtk_iommu_tlb_flush_all(void *cookie)
178178

179179
for_each_m4u(data) {
180180
writel_relaxed(F_INVLD_EN1 | F_INVLD_EN0,
181-
data->base + REG_MMU_INV_SEL);
181+
data->base + data->plat_data->inv_sel_reg);
182182
writel_relaxed(F_ALL_INVLD, data->base + REG_MMU_INVALIDATE);
183183
wmb(); /* Make sure the tlb flush all done */
184184
}
@@ -195,7 +195,7 @@ static void mtk_iommu_tlb_flush_range_sync(unsigned long iova, size_t size,
195195
for_each_m4u(data) {
196196
spin_lock_irqsave(&data->tlb_lock, flags);
197197
writel_relaxed(F_INVLD_EN1 | F_INVLD_EN0,
198-
data->base + REG_MMU_INV_SEL);
198+
data->base + data->plat_data->inv_sel_reg);
199199

200200
writel_relaxed(iova, data->base + REG_MMU_INVLD_START_A);
201201
writel_relaxed(iova + size - 1,
@@ -784,18 +784,21 @@ static const struct dev_pm_ops mtk_iommu_pm_ops = {
784784
static const struct mtk_iommu_plat_data mt2712_data = {
785785
.m4u_plat = M4U_MT2712,
786786
.flags = HAS_4GB_MODE | HAS_BCLK | HAS_VLD_PA_RNG,
787+
.inv_sel_reg = REG_MMU_INV_SEL_GEN1,
787788
.larbid_remap = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9},
788789
};
789790

790791
static const struct mtk_iommu_plat_data mt8173_data = {
791792
.m4u_plat = M4U_MT8173,
792793
.flags = HAS_4GB_MODE | HAS_BCLK | RESET_AXI,
794+
.inv_sel_reg = REG_MMU_INV_SEL_GEN1,
793795
.larbid_remap = {0, 1, 2, 3, 4, 5}, /* Linear mapping. */
794796
};
795797

796798
static const struct mtk_iommu_plat_data mt8183_data = {
797799
.m4u_plat = M4U_MT8183,
798800
.flags = RESET_AXI,
801+
.inv_sel_reg = REG_MMU_INV_SEL_GEN1,
799802
.larbid_remap = {0, 4, 5, 6, 7, 2, 3, 1},
800803
};
801804

drivers/iommu/mtk_iommu.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -40,6 +40,7 @@ enum mtk_iommu_plat {
4040
struct mtk_iommu_plat_data {
4141
enum mtk_iommu_plat m4u_plat;
4242
u32 flags;
43+
u32 inv_sel_reg;
4344
unsigned char larbid_remap[MTK_LARB_NR_MAX];
4445
};
4546

0 commit comments

Comments
 (0)