Skip to content

Commit b0dacee

Browse files
committed
Merge branches 'apple/dart', 'arm/mediatek', 'arm/msm', 'arm/smmu', 'ppc/pamu', 'x86/vt-d', 'x86/amd' and 'vfio-notifier-fix' into next
8 parents ee53543 + de78657 + 8b9ad48 + b11deb2 + cae8d1f + 0d647b3 + 42bb5aa + fa7e9ec commit b0dacee

File tree

787 files changed

+9031
-4685
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

787 files changed

+9031
-4685
lines changed

.mailmap

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -45,6 +45,7 @@ Andrey Konovalov <[email protected]> <[email protected]>
4545
4646
4747
48+
4849
Andy Adamson <[email protected]>
4950
5051
@@ -204,6 +205,7 @@ Juha Yrjola <at solidboot.com>
204205
Juha Yrjola <[email protected]>
205206
Juha Yrjola <[email protected]>
206207
208+
207209
208210
Kay Sievers <[email protected]>
209211
@@ -249,6 +251,7 @@ Mark Yao <[email protected]> <[email protected]>
249251
250252
251253
254+
Martyna Szapar-Mudlaw <[email protected]> <[email protected]>
252255
Mathieu Othacehe <[email protected]>
253256
254257

Documentation/arm64/memory-tagging-extension.rst

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -228,10 +228,10 @@ Core dump support
228228
-----------------
229229

230230
The allocation tags for user memory mapped with ``PROT_MTE`` are dumped
231-
in the core file as additional ``PT_ARM_MEMTAG_MTE`` segments. The
231+
in the core file as additional ``PT_AARCH64_MEMTAG_MTE`` segments. The
232232
program header for such segment is defined as:
233233

234-
:``p_type``: ``PT_ARM_MEMTAG_MTE``
234+
:``p_type``: ``PT_AARCH64_MEMTAG_MTE``
235235
:``p_flags``: 0
236236
:``p_offset``: segment file offset
237237
:``p_vaddr``: segment virtual address, same as the corresponding

Documentation/arm64/silicon-errata.rst

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -189,6 +189,9 @@ stable kernels.
189189
+----------------+-----------------+-----------------+-----------------------------+
190190
| Qualcomm Tech. | Kryo4xx Silver | N/A | ARM64_ERRATUM_1024718 |
191191
+----------------+-----------------+-----------------+-----------------------------+
192+
| Qualcomm Tech. | Kryo4xx Gold | N/A | ARM64_ERRATUM_1286807 |
193+
+----------------+-----------------+-----------------+-----------------------------+
194+
192195
+----------------+-----------------+-----------------+-----------------------------+
193196
| Fujitsu | A64FX | E#010001 | FUJITSU_ERRATUM_010001 |
194197
+----------------+-----------------+-----------------+-----------------------------+

Documentation/devicetree/bindings/clock/imx8m-clock.yaml

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -55,8 +55,6 @@ allOf:
5555
then:
5656
properties:
5757
clocks:
58-
minItems: 7
59-
maxItems: 7
6058
items:
6159
- description: 32k osc
6260
- description: 25m osc
@@ -66,8 +64,6 @@ allOf:
6664
- description: ext3 clock input
6765
- description: ext4 clock input
6866
clock-names:
69-
minItems: 7
70-
maxItems: 7
7167
items:
7268
- const: ckil
7369
- const: osc_25m

Documentation/devicetree/bindings/clock/microchip,mpfs.yaml

Lines changed: 11 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -22,7 +22,16 @@ properties:
2222
const: microchip,mpfs-clkcfg
2323

2424
reg:
25-
maxItems: 1
25+
items:
26+
- description: |
27+
clock config registers:
28+
These registers contain enable, reset & divider tables for the, cpu,
29+
axi, ahb and rtc/mtimer reference clocks as well as enable and reset
30+
for the peripheral clocks.
31+
- description: |
32+
mss pll dri registers:
33+
Block of registers responsible for dynamic reconfiguration of the mss
34+
pll
2635
2736
clocks:
2837
maxItems: 1
@@ -51,7 +60,7 @@ examples:
5160
#size-cells = <2>;
5261
clkcfg: clock-controller@20002000 {
5362
compatible = "microchip,mpfs-clkcfg";
54-
reg = <0x0 0x20002000 0x0 0x1000>;
63+
reg = <0x0 0x20002000 0x0 0x1000>, <0x0 0x3E001000 0x0 0x1000>;
5564
clocks = <&ref>;
5665
#clock-cells = <1>;
5766
};

Documentation/devicetree/bindings/display/bridge/renesas,lvds.yaml

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -95,7 +95,6 @@ then:
9595
properties:
9696
clocks:
9797
minItems: 1
98-
maxItems: 4
9998
items:
10099
- description: Functional clock
101100
- description: EXTAL input clock
@@ -104,7 +103,6 @@ then:
104103

105104
clock-names:
106105
minItems: 1
107-
maxItems: 4
108106
items:
109107
- const: fck
110108
# The LVDS encoder can use the EXTAL or DU_DOTCLKINx clocks.
@@ -128,12 +126,10 @@ then:
128126
else:
129127
properties:
130128
clocks:
131-
maxItems: 1
132129
items:
133130
- description: Functional clock
134131

135132
clock-names:
136-
maxItems: 1
137133
items:
138134
- const: fck
139135

Documentation/devicetree/bindings/display/renesas,du.yaml

Lines changed: 0 additions & 23 deletions
Original file line numberDiff line numberDiff line change
@@ -109,15 +109,13 @@ allOf:
109109
properties:
110110
clocks:
111111
minItems: 1
112-
maxItems: 3
113112
items:
114113
- description: Functional clock
115114
- description: DU_DOTCLKIN0 input clock
116115
- description: DU_DOTCLKIN1 input clock
117116

118117
clock-names:
119118
minItems: 1
120-
maxItems: 3
121119
items:
122120
- const: du.0
123121
- pattern: '^dclkin\.[01]$'
@@ -159,7 +157,6 @@ allOf:
159157
properties:
160158
clocks:
161159
minItems: 2
162-
maxItems: 4
163160
items:
164161
- description: Functional clock for DU0
165162
- description: Functional clock for DU1
@@ -168,7 +165,6 @@ allOf:
168165

169166
clock-names:
170167
minItems: 2
171-
maxItems: 4
172168
items:
173169
- const: du.0
174170
- const: du.1
@@ -216,7 +212,6 @@ allOf:
216212
properties:
217213
clocks:
218214
minItems: 2
219-
maxItems: 4
220215
items:
221216
- description: Functional clock for DU0
222217
- description: Functional clock for DU1
@@ -225,7 +220,6 @@ allOf:
225220

226221
clock-names:
227222
minItems: 2
228-
maxItems: 4
229223
items:
230224
- const: du.0
231225
- const: du.1
@@ -271,7 +265,6 @@ allOf:
271265
properties:
272266
clocks:
273267
minItems: 2
274-
maxItems: 4
275268
items:
276269
- description: Functional clock for DU0
277270
- description: Functional clock for DU1
@@ -280,7 +273,6 @@ allOf:
280273

281274
clock-names:
282275
minItems: 2
283-
maxItems: 4
284276
items:
285277
- const: du.0
286278
- const: du.1
@@ -327,7 +319,6 @@ allOf:
327319
properties:
328320
clocks:
329321
minItems: 2
330-
maxItems: 4
331322
items:
332323
- description: Functional clock for DU0
333324
- description: Functional clock for DU1
@@ -336,7 +327,6 @@ allOf:
336327

337328
clock-names:
338329
minItems: 2
339-
maxItems: 4
340330
items:
341331
- const: du.0
342332
- const: du.1
@@ -386,7 +376,6 @@ allOf:
386376
properties:
387377
clocks:
388378
minItems: 3
389-
maxItems: 6
390379
items:
391380
- description: Functional clock for DU0
392381
- description: Functional clock for DU1
@@ -397,7 +386,6 @@ allOf:
397386

398387
clock-names:
399388
minItems: 3
400-
maxItems: 6
401389
items:
402390
- const: du.0
403391
- const: du.1
@@ -448,7 +436,6 @@ allOf:
448436
properties:
449437
clocks:
450438
minItems: 4
451-
maxItems: 8
452439
items:
453440
- description: Functional clock for DU0
454441
- description: Functional clock for DU1
@@ -461,7 +448,6 @@ allOf:
461448

462449
clock-names:
463450
minItems: 4
464-
maxItems: 8
465451
items:
466452
- const: du.0
467453
- const: du.1
@@ -525,7 +511,6 @@ allOf:
525511
properties:
526512
clocks:
527513
minItems: 3
528-
maxItems: 6
529514
items:
530515
- description: Functional clock for DU0
531516
- description: Functional clock for DU1
@@ -536,7 +521,6 @@ allOf:
536521

537522
clock-names:
538523
minItems: 3
539-
maxItems: 6
540524
items:
541525
- const: du.0
542526
- const: du.1
@@ -596,7 +580,6 @@ allOf:
596580
properties:
597581
clocks:
598582
minItems: 3
599-
maxItems: 6
600583
items:
601584
- description: Functional clock for DU0
602585
- description: Functional clock for DU1
@@ -607,7 +590,6 @@ allOf:
607590

608591
clock-names:
609592
minItems: 3
610-
maxItems: 6
611593
items:
612594
- const: du.0
613595
- const: du.1
@@ -666,14 +648,12 @@ allOf:
666648
properties:
667649
clocks:
668650
minItems: 1
669-
maxItems: 2
670651
items:
671652
- description: Functional clock for DU0
672653
- description: DU_DOTCLKIN0 input clock
673654

674655
clock-names:
675656
minItems: 1
676-
maxItems: 2
677657
items:
678658
- const: du.0
679659
- const: dclkin.0
@@ -723,7 +703,6 @@ allOf:
723703
properties:
724704
clocks:
725705
minItems: 2
726-
maxItems: 4
727706
items:
728707
- description: Functional clock for DU0
729708
- description: Functional clock for DU1
@@ -732,7 +711,6 @@ allOf:
732711

733712
clock-names:
734713
minItems: 2
735-
maxItems: 4
736714
items:
737715
- const: du.0
738716
- const: du.1
@@ -791,7 +769,6 @@ allOf:
791769
- description: Functional clock
792770

793771
clock-names:
794-
maxItems: 1
795772
items:
796773
- const: du.0
797774

Documentation/devicetree/bindings/hwmon/ti,tmp421.yaml

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -58,10 +58,9 @@ patternProperties:
5858
description: |
5959
The value (two's complement) to be programmed in the channel specific N correction register.
6060
For remote channels only.
61-
$ref: /schemas/types.yaml#/definitions/uint32
62-
items:
63-
minimum: 0
64-
maximum: 255
61+
$ref: /schemas/types.yaml#/definitions/int32
62+
minimum: -128
63+
maximum: 127
6564

6665
required:
6766
- reg

Documentation/devicetree/bindings/iio/adc/st,stm32-adc.yaml

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -138,7 +138,6 @@ allOf:
138138
- const: bus
139139
- const: adc
140140
minItems: 1
141-
maxItems: 2
142141

143142
interrupts:
144143
items:
@@ -170,7 +169,6 @@ allOf:
170169
- const: bus
171170
- const: adc
172171
minItems: 1
173-
maxItems: 2
174172

175173
interrupts:
176174
items:

Documentation/devicetree/bindings/iommu/arm,smmu.yaml

Lines changed: 23 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -37,8 +37,10 @@ properties:
3737
- qcom,sc7180-smmu-500
3838
- qcom,sc7280-smmu-500
3939
- qcom,sc8180x-smmu-500
40+
- qcom,sc8280xp-smmu-500
4041
- qcom,sdm845-smmu-500
4142
- qcom,sdx55-smmu-500
43+
- qcom,sdx65-smmu-500
4244
- qcom,sm6350-smmu-500
4345
- qcom,sm8150-smmu-500
4446
- qcom,sm8250-smmu-500
@@ -62,8 +64,9 @@ properties:
6264
for improved performance.
6365
items:
6466
- enum:
65-
- nvidia,tegra194-smmu
6667
- nvidia,tegra186-smmu
68+
- nvidia,tegra194-smmu
69+
- nvidia,tegra234-smmu
6770
- const: nvidia,smmu-500
6871
- items:
6972
- const: arm,mmu-500
@@ -157,6 +160,17 @@ properties:
157160
power-domains:
158161
maxItems: 1
159162

163+
nvidia,memory-controller:
164+
description: |
165+
A phandle to the memory controller on NVIDIA Tegra186 and later SoCs.
166+
The memory controller needs to be programmed with a mapping of memory
167+
client IDs to ARM SMMU stream IDs.
168+
169+
If this property is absent, the mapping programmed by early firmware
170+
will be used and it is not guaranteed that IOMMU translations will be
171+
enabled for any given device.
172+
$ref: /schemas/types.yaml#/definitions/phandle
173+
160174
required:
161175
- compatible
162176
- reg
@@ -172,13 +186,20 @@ allOf:
172186
compatible:
173187
contains:
174188
enum:
175-
- nvidia,tegra194-smmu
176189
- nvidia,tegra186-smmu
190+
- nvidia,tegra194-smmu
191+
- nvidia,tegra234-smmu
177192
then:
178193
properties:
179194
reg:
180195
minItems: 1
181196
maxItems: 2
197+
198+
# The reference to the memory controller is required to ensure that the
199+
# memory client to stream ID mapping can be done synchronously with the
200+
# IOMMU attachment.
201+
required:
202+
- nvidia,memory-controller
182203
else:
183204
properties:
184205
reg:

0 commit comments

Comments
 (0)