@@ -62,26 +62,44 @@ static const struct flash_info macronix_nor_parts[] = {
62
62
.name = "mx25l3205d" ,
63
63
.size = SZ_4M ,
64
64
.no_sfdp_flags = SECT_4K ,
65
- }, {
66
- .id = SNOR_ID (0xc2 , 0x9e , 0x16 ),
67
- .name = "mx25l3255e" ,
68
- .size = SZ_4M ,
69
- .no_sfdp_flags = SECT_4K ,
70
65
}, {
71
66
.id = SNOR_ID (0xc2 , 0x20 , 0x17 ),
72
67
.name = "mx25l6405d" ,
73
68
.size = SZ_8M ,
74
69
.no_sfdp_flags = SECT_4K ,
70
+ }, {
71
+ .id = SNOR_ID (0xc2 , 0x20 , 0x18 ),
72
+ .name = "mx25l12805d" ,
73
+ .size = SZ_16M ,
74
+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_4BIT_BP ,
75
+ .no_sfdp_flags = SECT_4K ,
76
+ }, {
77
+ .id = SNOR_ID (0xc2 , 0x20 , 0x19 ),
78
+ .name = "mx25l25635e" ,
79
+ .size = SZ_32M ,
80
+ .no_sfdp_flags = SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
81
+ .fixups = & mx25l25635_fixups
82
+ }, {
83
+ .id = SNOR_ID (0xc2 , 0x20 , 0x1a ),
84
+ .name = "mx66l51235f" ,
85
+ .size = SZ_64M ,
86
+ .no_sfdp_flags = SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
87
+ .fixup_flags = SPI_NOR_4B_OPCODES ,
88
+ }, {
89
+ .id = SNOR_ID (0xc2 , 0x20 , 0x1b ),
90
+ .name = "mx66l1g45g" ,
91
+ .size = SZ_128M ,
92
+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
93
+ }, {
94
+ .id = SNOR_ID (0xc2 , 0x23 , 0x14 ),
95
+ .name = "mx25v8035f" ,
96
+ .size = SZ_1M ,
97
+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
75
98
}, {
76
99
.id = SNOR_ID (0xc2 , 0x25 , 0x32 ),
77
100
.name = "mx25u2033e" ,
78
101
.size = SZ_256K ,
79
102
.no_sfdp_flags = SECT_4K ,
80
- }, {
81
- .id = SNOR_ID (0xc2 , 0x25 , 0x36 ),
82
- .name = "mx25u3235f" ,
83
- .size = SZ_4M ,
84
- .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
85
103
}, {
86
104
.id = SNOR_ID (0xc2 , 0x25 , 0x33 ),
87
105
.name = "mx25u4035" ,
@@ -92,97 +110,79 @@ static const struct flash_info macronix_nor_parts[] = {
92
110
.name = "mx25u8035" ,
93
111
.size = SZ_1M ,
94
112
.no_sfdp_flags = SECT_4K ,
113
+ }, {
114
+ .id = SNOR_ID (0xc2 , 0x25 , 0x36 ),
115
+ .name = "mx25u3235f" ,
116
+ .size = SZ_4M ,
117
+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
95
118
}, {
96
119
.id = SNOR_ID (0xc2 , 0x25 , 0x37 ),
97
120
.name = "mx25u6435f" ,
98
121
.size = SZ_8M ,
99
122
.no_sfdp_flags = SECT_4K ,
100
- }, {
101
- .id = SNOR_ID (0xc2 , 0x20 , 0x18 ),
102
- .name = "mx25l12805d" ,
103
- .size = SZ_16M ,
104
- .flags = SPI_NOR_HAS_LOCK | SPI_NOR_4BIT_BP ,
105
- .no_sfdp_flags = SECT_4K ,
106
- }, {
107
- .id = SNOR_ID (0xc2 , 0x26 , 0x18 ),
108
- .name = "mx25l12855e" ,
109
- .size = SZ_16M ,
110
- }, {
111
- .id = SNOR_ID (0xc2 , 0x28 , 0x15 ),
112
- .name = "mx25r1635f" ,
113
- .size = SZ_2M ,
114
- .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
115
- }, {
116
- .id = SNOR_ID (0xc2 , 0x28 , 0x16 ),
117
- .name = "mx25r3235f" ,
118
- .size = SZ_4M ,
119
- .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
120
123
}, {
121
124
.id = SNOR_ID (0xc2 , 0x25 , 0x38 ),
122
125
.name = "mx25u12835f" ,
123
126
.size = SZ_16M ,
124
127
.no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
125
- }, {
126
- .id = SNOR_ID (0xc2 , 0x20 , 0x19 ),
127
- .name = "mx25l25635e" ,
128
- .size = SZ_32M ,
129
- .no_sfdp_flags = SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
130
- .fixups = & mx25l25635_fixups
131
128
}, {
132
129
.id = SNOR_ID (0xc2 , 0x25 , 0x39 ),
133
130
.name = "mx25u25635f" ,
134
131
.size = SZ_32M ,
135
132
.no_sfdp_flags = SECT_4K ,
136
- FIXUP_FLAGS ( SPI_NOR_4B_OPCODES )
133
+ . fixup_flags = SPI_NOR_4B_OPCODES ,
137
134
}, {
138
135
.id = SNOR_ID (0xc2 , 0x25 , 0x3a ),
139
136
.name = "mx25u51245g" ,
140
137
.size = SZ_64M ,
141
138
.no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
142
139
.fixup_flags = SPI_NOR_4B_OPCODES ,
143
- }, {
144
- .id = SNOR_ID (0xc2 , 0x81 , 0x3a ),
145
- .name = "mx25uw51245g" ,
146
- .n_banks = 4 ,
147
- .flags = SPI_NOR_RWW ,
148
- }, {
149
- .id = SNOR_ID (0xc2 , 0x23 , 0x14 ),
150
- .name = "mx25v8035f" ,
151
- .size = SZ_1M ,
152
- .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
153
- }, {
154
- .id = SNOR_ID (0xc2 , 0x26 , 0x19 ),
155
- .name = "mx25l25655e" ,
156
- .size = SZ_32M ,
157
- }, {
158
- .id = SNOR_ID (0xc2 , 0x20 , 0x1a ),
159
- .name = "mx66l51235f" ,
160
- .size = SZ_64M ,
161
- .no_sfdp_flags = SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
162
- .fixup_flags = SPI_NOR_4B_OPCODES ,
163
140
}, {
164
141
.id = SNOR_ID (0xc2 , 0x25 , 0x3a ),
165
142
.name = "mx66u51235f" ,
166
143
.size = SZ_64M ,
167
144
.no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
168
145
.fixup_flags = SPI_NOR_4B_OPCODES ,
169
146
}, {
170
- .id = SNOR_ID (0xc2 , 0x20 , 0x1b ),
171
- .name = "mx66l1g45g " ,
172
- .size = SZ_128M ,
147
+ .id = SNOR_ID (0xc2 , 0x25 , 0x3c ),
148
+ .name = "mx66u2g45g " ,
149
+ .size = SZ_256M ,
173
150
.no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
151
+ .fixup_flags = SPI_NOR_4B_OPCODES ,
152
+ }, {
153
+ .id = SNOR_ID (0xc2 , 0x26 , 0x18 ),
154
+ .name = "mx25l12855e" ,
155
+ .size = SZ_16M ,
156
+ }, {
157
+ .id = SNOR_ID (0xc2 , 0x26 , 0x19 ),
158
+ .name = "mx25l25655e" ,
159
+ .size = SZ_32M ,
174
160
}, {
175
161
.id = SNOR_ID (0xc2 , 0x26 , 0x1b ),
176
162
.name = "mx66l1g55g" ,
177
163
.size = SZ_128M ,
178
164
.no_sfdp_flags = SPI_NOR_QUAD_READ ,
179
165
}, {
180
- .id = SNOR_ID (0xc2 , 0x25 , 0x3c ),
181
- .name = "mx66u2g45g " ,
182
- .size = SZ_256M ,
166
+ .id = SNOR_ID (0xc2 , 0x28 , 0x15 ),
167
+ .name = "mx25r1635f " ,
168
+ .size = SZ_2M ,
183
169
.no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
184
- .fixup_flags = SPI_NOR_4B_OPCODES ,
185
- },
170
+ }, {
171
+ .id = SNOR_ID (0xc2 , 0x28 , 0x16 ),
172
+ .name = "mx25r3235f" ,
173
+ .size = SZ_4M ,
174
+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
175
+ }, {
176
+ .id = SNOR_ID (0xc2 , 0x81 , 0x3a ),
177
+ .name = "mx25uw51245g" ,
178
+ .n_banks = 4 ,
179
+ .flags = SPI_NOR_RWW ,
180
+ }, {
181
+ .id = SNOR_ID (0xc2 , 0x9e , 0x16 ),
182
+ .name = "mx25l3255e" ,
183
+ .size = SZ_4M ,
184
+ .no_sfdp_flags = SECT_4K ,
185
+ }
186
186
};
187
187
188
188
static void macronix_nor_default_init (struct spi_nor * nor )
0 commit comments