Skip to content

Commit b28c4af

Browse files
laeyraudAngeloGioacchino Del Regno
authored andcommitted
arm64: dts: mt8365-evk: Add goodix touchscreen support
The Mediatek Genio 350-EVK board has on the DSI0 connector a StarTek KD070FHFID015 display panel that uses a Goodix GT9271 I2C capacitive touch controller. The mt8365-evk devicetree already have the display panel support but lacks the touchscreen support, so add it. Signed-off-by: Louis-Alexis Eyraud <[email protected]> Link: https://lore.kernel.org/r/20250515-mt8365-evk-enable-touchscreen-v1-1-7ba3c87b2a71@collabora.com [Angelo: Reordered regulator nodes and interurpts-extended property] Signed-off-by: AngeloGioacchino Del Regno <[email protected]>
1 parent cf57ec7 commit b28c4af

File tree

1 file changed

+40
-0
lines changed

1 file changed

+40
-0
lines changed

arch/arm64/boot/dts/mediatek/mt8365-evk.dts

Lines changed: 40 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -78,6 +78,21 @@
7878
enable-active-high;
7979
};
8080

81+
reg_vsys: regulator-vsys {
82+
compatible = "regulator-fixed";
83+
regulator-name = "vsys";
84+
regulator-always-on;
85+
regulator-boot-on;
86+
};
87+
88+
touch0_fixed_3v3: regulator-vio33tp {
89+
compatible = "regulator-fixed";
90+
regulator-name = "vio33_tp";
91+
regulator-min-microvolt = <3300000>;
92+
regulator-max-microvolt = <3300000>;
93+
vin-supply = <&reg_vsys>;
94+
};
95+
8196
reserved-memory {
8297
#address-cells = <2>;
8398
#size-cells = <2>;
@@ -324,6 +339,18 @@
324339
};
325340
};
326341
};
342+
343+
touchscreen@5d {
344+
compatible = "goodix,gt9271";
345+
reg = <0x5d>;
346+
interrupts-extended = <&pio 78 IRQ_TYPE_EDGE_FALLING>;
347+
pinctrl-names = "default";
348+
pinctrl-0 = <&touch_pins>;
349+
irq-gpios = <&pio 78 GPIO_ACTIVE_HIGH>;
350+
reset-gpios = <&pio 79 GPIO_ACTIVE_LOW>;
351+
AVDD28-supply = <&touch0_fixed_3v3>;
352+
VDDIO-supply = <&mt6357_vrf12_reg>;
353+
};
327354
};
328355

329356
&mmc0 {
@@ -650,6 +677,19 @@
650677
};
651678
};
652679

680+
touch_pins: touch-pins {
681+
ctp-int1-pins {
682+
pinmux = <MT8365_PIN_78_CMHSYNC__FUNC_GPIO78>;
683+
input-enable;
684+
bias-disable;
685+
};
686+
687+
rst-pins {
688+
pinmux = <MT8365_PIN_79_CMVSYNC__FUNC_GPIO79>;
689+
output-low;
690+
};
691+
};
692+
653693
uart0_pins: uart0-pins {
654694
pins {
655695
pinmux = <MT8365_PIN_35_URXD0__FUNC_URXD0>,

0 commit comments

Comments
 (0)