Skip to content

Commit b324435

Browse files
macromorganmmind
authored andcommitted
clk: rockchip: rk3568: Add PLL rate for 128MHz
Add PLL rate for 128MHz to allow the panel for the Anbernic RG-ARC series to run at 60hz. Signed-off-by: Chris Morgan <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
1 parent 6613476 commit b324435

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

drivers/clk/rockchip/clk-rk3568.c

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -78,6 +78,7 @@ static struct rockchip_pll_rate_table rk3568_pll_rates[] = {
7878
RK3036_PLL_RATE(200000000, 1, 100, 3, 4, 1, 0),
7979
RK3036_PLL_RATE(148500000, 1, 99, 4, 4, 1, 0),
8080
RK3036_PLL_RATE(135000000, 2, 45, 4, 1, 1, 0),
81+
RK3036_PLL_RATE(128000000, 1, 16, 3, 1, 1, 0),
8182
RK3036_PLL_RATE(126400000, 1, 79, 5, 3, 1, 0),
8283
RK3036_PLL_RATE(119000000, 3, 119, 4, 2, 1, 0),
8384
RK3036_PLL_RATE(115200000, 1, 24, 5, 1, 1, 0),

0 commit comments

Comments
 (0)