Skip to content

Commit b37115b

Browse files
sremmind
authored andcommitted
arm64: dts: rockchip: add rk3588 cache level information
Add missing, mandatory cache-level information for RK3588. Signed-off-by: Sebastian Reichel <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Heiko Stuebner <[email protected]>
1 parent 78aedee commit b37115b

File tree

1 file changed

+9
-0
lines changed

1 file changed

+9
-0
lines changed

arch/arm64/boot/dts/rockchip/rk3588s.dtsi

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -222,6 +222,7 @@
222222
cache-size = <131072>;
223223
cache-line-size = <64>;
224224
cache-sets = <512>;
225+
cache-level = <2>;
225226
next-level-cache = <&l3_cache>;
226227
};
227228

@@ -230,6 +231,7 @@
230231
cache-size = <131072>;
231232
cache-line-size = <64>;
232233
cache-sets = <512>;
234+
cache-level = <2>;
233235
next-level-cache = <&l3_cache>;
234236
};
235237

@@ -238,6 +240,7 @@
238240
cache-size = <131072>;
239241
cache-line-size = <64>;
240242
cache-sets = <512>;
243+
cache-level = <2>;
241244
next-level-cache = <&l3_cache>;
242245
};
243246

@@ -246,6 +249,7 @@
246249
cache-size = <131072>;
247250
cache-line-size = <64>;
248251
cache-sets = <512>;
252+
cache-level = <2>;
249253
next-level-cache = <&l3_cache>;
250254
};
251255

@@ -254,6 +258,7 @@
254258
cache-size = <524288>;
255259
cache-line-size = <64>;
256260
cache-sets = <1024>;
261+
cache-level = <2>;
257262
next-level-cache = <&l3_cache>;
258263
};
259264

@@ -262,6 +267,7 @@
262267
cache-size = <524288>;
263268
cache-line-size = <64>;
264269
cache-sets = <1024>;
270+
cache-level = <2>;
265271
next-level-cache = <&l3_cache>;
266272
};
267273

@@ -270,6 +276,7 @@
270276
cache-size = <524288>;
271277
cache-line-size = <64>;
272278
cache-sets = <1024>;
279+
cache-level = <2>;
273280
next-level-cache = <&l3_cache>;
274281
};
275282

@@ -278,6 +285,7 @@
278285
cache-size = <524288>;
279286
cache-line-size = <64>;
280287
cache-sets = <1024>;
288+
cache-level = <2>;
281289
next-level-cache = <&l3_cache>;
282290
};
283291

@@ -286,6 +294,7 @@
286294
cache-size = <3145728>;
287295
cache-line-size = <64>;
288296
cache-sets = <4096>;
297+
cache-level = <3>;
289298
};
290299
};
291300

0 commit comments

Comments
 (0)