Skip to content

Commit b3d57c5

Browse files
committed
Merge branch '[email protected]' into clk-for-6.11
Merge the IPQ9574 interconnect binding through a topic branch, to make it possible to use the constants in the DeviceTree source branch as well.
2 parents 6a98844 + d1f1570 commit b3d57c5

File tree

2 files changed

+62
-0
lines changed

2 files changed

+62
-0
lines changed

Documentation/devicetree/bindings/clock/qcom,ipq9574-gcc.yaml

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -35,6 +35,9 @@ properties:
3535

3636
'#power-domain-cells': false
3737

38+
'#interconnect-cells':
39+
const: 1
40+
3841
required:
3942
- compatible
4043
- clocks
Lines changed: 59 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,59 @@
1+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2+
#ifndef INTERCONNECT_QCOM_IPQ9574_H
3+
#define INTERCONNECT_QCOM_IPQ9574_H
4+
5+
#define MASTER_ANOC_PCIE0 0
6+
#define SLAVE_ANOC_PCIE0 1
7+
#define MASTER_SNOC_PCIE0 2
8+
#define SLAVE_SNOC_PCIE0 3
9+
#define MASTER_ANOC_PCIE1 4
10+
#define SLAVE_ANOC_PCIE1 5
11+
#define MASTER_SNOC_PCIE1 6
12+
#define SLAVE_SNOC_PCIE1 7
13+
#define MASTER_ANOC_PCIE2 8
14+
#define SLAVE_ANOC_PCIE2 9
15+
#define MASTER_SNOC_PCIE2 10
16+
#define SLAVE_SNOC_PCIE2 11
17+
#define MASTER_ANOC_PCIE3 12
18+
#define SLAVE_ANOC_PCIE3 13
19+
#define MASTER_SNOC_PCIE3 14
20+
#define SLAVE_SNOC_PCIE3 15
21+
#define MASTER_USB 16
22+
#define SLAVE_USB 17
23+
#define MASTER_USB_AXI 18
24+
#define SLAVE_USB_AXI 19
25+
#define MASTER_NSSNOC_NSSCC 20
26+
#define SLAVE_NSSNOC_NSSCC 21
27+
#define MASTER_NSSNOC_SNOC_0 22
28+
#define SLAVE_NSSNOC_SNOC_0 23
29+
#define MASTER_NSSNOC_SNOC_1 24
30+
#define SLAVE_NSSNOC_SNOC_1 25
31+
#define MASTER_NSSNOC_PCNOC_1 26
32+
#define SLAVE_NSSNOC_PCNOC_1 27
33+
#define MASTER_NSSNOC_QOSGEN_REF 28
34+
#define SLAVE_NSSNOC_QOSGEN_REF 29
35+
#define MASTER_NSSNOC_TIMEOUT_REF 30
36+
#define SLAVE_NSSNOC_TIMEOUT_REF 31
37+
#define MASTER_NSSNOC_XO_DCD 32
38+
#define SLAVE_NSSNOC_XO_DCD 33
39+
#define MASTER_NSSNOC_ATB 34
40+
#define SLAVE_NSSNOC_ATB 35
41+
#define MASTER_MEM_NOC_NSSNOC 36
42+
#define SLAVE_MEM_NOC_NSSNOC 37
43+
#define MASTER_NSSNOC_MEMNOC 38
44+
#define SLAVE_NSSNOC_MEMNOC 39
45+
#define MASTER_NSSNOC_MEM_NOC_1 40
46+
#define SLAVE_NSSNOC_MEM_NOC_1 41
47+
48+
#define MASTER_NSSNOC_PPE 0
49+
#define SLAVE_NSSNOC_PPE 1
50+
#define MASTER_NSSNOC_PPE_CFG 2
51+
#define SLAVE_NSSNOC_PPE_CFG 3
52+
#define MASTER_NSSNOC_NSS_CSR 4
53+
#define SLAVE_NSSNOC_NSS_CSR 5
54+
#define MASTER_NSSNOC_IMEM_QSB 6
55+
#define SLAVE_NSSNOC_IMEM_QSB 7
56+
#define MASTER_NSSNOC_IMEM_AHB 8
57+
#define SLAVE_NSSNOC_IMEM_AHB 9
58+
59+
#endif /* INTERCONNECT_QCOM_IPQ9574_H */

0 commit comments

Comments
 (0)