We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 54be6c6 commit b4725d3Copy full SHA for b4725d3
Documentation/arch/arm64/sve.rst
@@ -117,11 +117,6 @@ the SVE instruction set architecture.
117
* The SVE registers are not used to pass arguments to or receive results from
118
any syscall.
119
120
-* In practice the affected registers/bits will be preserved or will be replaced
121
- with zeros on return from a syscall, but userspace should not make
122
- assumptions about this. The kernel behaviour may vary on a case-by-case
123
- basis.
124
-
125
* All other SVE state of a thread, including the currently configured vector
126
length, the state of the PR_SVE_VL_INHERIT flag, and the deferred vector
127
length (if any), is preserved across all syscalls, subject to the specific
0 commit comments