Skip to content

Commit b51e4ae

Browse files
ryan-wannerclaudiubeznea
authored andcommitted
ARM: dts: microchip: sama7d65: Add FLEXCOMs to sama7d65 SoC
Add FLEXCOMs to the SAMA7D65 SoC device tree. Signed-off-by: Ryan Wanner <[email protected]> Link: https://lore.kernel.org/r/d474fcd850978261ac889950ac1c3a36bc6d3926.1743523114.git.Ryan.Wanner@microchip.com [claudiu.beznea: use vendor specific properties at the end of the node, align DMA entries, add missing spaces] Signed-off-by: Claudiu Beznea <[email protected]>
1 parent 37aa981 commit b51e4ae

File tree

1 file changed

+267
-0
lines changed

1 file changed

+267
-0
lines changed

arch/arm/boot/dts/microchip/sama7d65.dtsi

Lines changed: 267 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -217,6 +217,199 @@
217217
clock-names = "pclk", "gclk";
218218
};
219219

220+
flx0: flexcom@e1820000 {
221+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
222+
reg = <0xe1820000 0x200>;
223+
ranges = <0x0 0xe1820000 0x800>;
224+
clocks = <&pmc PMC_TYPE_PERIPHERAL 34>;
225+
#address-cells = <1>;
226+
#size-cells = <1>;
227+
status = "disabled";
228+
229+
uart0: serial@200 {
230+
compatible = "microchip,sama7d65-usart", "atmel,at91sam9260-usart";
231+
reg = <0x200 0x200>;
232+
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
233+
clocks = <&pmc PMC_TYPE_PERIPHERAL 34>;
234+
clock-names = "usart";
235+
dmas = <&dma1 AT91_XDMAC_DT_PERID(6)>,
236+
<&dma1 AT91_XDMAC_DT_PERID(5)>;
237+
dma-names = "tx", "rx";
238+
atmel,use-dma-rx;
239+
atmel,use-dma-tx;
240+
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
241+
status = "disabled";
242+
};
243+
244+
i2c0: i2c@600 {
245+
compatible = "microchip,sama7d65-i2c", "microchip,sam9x60-i2c";
246+
reg = <0x600 0x200>;
247+
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
248+
clocks = <&pmc PMC_TYPE_PERIPHERAL 34>;
249+
#address-cells = <1>;
250+
#size-cells = <0>;
251+
atmel,fifo-size = <32>;
252+
dmas = <&dma0 AT91_XDMAC_DT_PERID(6)>,
253+
<&dma0 AT91_XDMAC_DT_PERID(5)>;
254+
dma-names = "tx", "rx";
255+
status = "disabled";
256+
};
257+
};
258+
259+
flx1: flexcom@e1824000 {
260+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
261+
reg = <0xe1824000 0x200>;
262+
ranges = <0x0 0xe1824000 0x800>;
263+
clocks = <&pmc PMC_TYPE_PERIPHERAL 35>;
264+
#address-cells = <1>;
265+
#size-cells = <1>;
266+
status = "disabled";
267+
268+
spi1: spi@400 {
269+
compatible = "microchip,sama7d65-spi", "atmel,at91rm9200-spi";
270+
reg = <0x400 0x200>;
271+
interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
272+
clocks = <&pmc PMC_TYPE_PERIPHERAL 35>;
273+
clock-names = "spi_clk";
274+
#address-cells = <1>;
275+
#size-cells = <0>;
276+
dmas = <&dma0 AT91_XDMAC_DT_PERID(8)>,
277+
<&dma0 AT91_XDMAC_DT_PERID(7)>;
278+
dma-names = "tx", "rx";
279+
atmel,fifo-size = <32>;
280+
status = "disabled";
281+
};
282+
283+
i2c1: i2c@600 {
284+
compatible = "microchip,sama7d65-i2c", "microchip,sam9x60-i2c";
285+
reg = <0x600 0x200>;
286+
interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
287+
clocks = <&pmc PMC_TYPE_PERIPHERAL 35>;
288+
#address-cells = <1>;
289+
#size-cells = <0>;
290+
dmas = <&dma0 AT91_XDMAC_DT_PERID(8)>,
291+
<&dma0 AT91_XDMAC_DT_PERID(7)>;
292+
dma-names = "tx", "rx";
293+
atmel,fifo-size = <32>;
294+
status = "disabled";
295+
};
296+
};
297+
298+
flx2: flexcom@e1828000 {
299+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
300+
reg = <0xe1828000 0x200>;
301+
ranges = <0x0 0xe1828000 0x800>;
302+
clocks = <&pmc PMC_TYPE_PERIPHERAL 36>;
303+
#address-cells = <1>;
304+
#size-cells = <1>;
305+
status = "disabled";
306+
307+
uart2: serial@200 {
308+
compatible = "microchip,sama7d65-usart", "atmel,at91sam9260-usart";
309+
reg = <0x200 0x200>;
310+
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
311+
clocks = <&pmc PMC_TYPE_PERIPHERAL 36>;
312+
clock-names = "usart";
313+
dmas = <&dma1 AT91_XDMAC_DT_PERID(10)>,
314+
<&dma1 AT91_XDMAC_DT_PERID(9)>;
315+
dma-names = "tx", "rx";
316+
atmel,use-dma-rx;
317+
atmel,use-dma-tx;
318+
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
319+
status = "disabled";
320+
};
321+
};
322+
323+
flx3: flexcom@e182c000 {
324+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
325+
reg = <0xe182c000 0x200>;
326+
ranges = <0x0 0xe182c000 0x800>;
327+
clocks = <&pmc PMC_TYPE_PERIPHERAL 37>;
328+
#address-cells = <1>;
329+
#size-cells = <1>;
330+
status = "disabled";
331+
332+
i2c3: i2c@600 {
333+
compatible = "microchip,sama7d65-i2c", "microchip,sam9x60-i2c";
334+
reg = <0x600 0x200>;
335+
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
336+
clocks = <&pmc PMC_TYPE_PERIPHERAL 37>;
337+
#address-cells = <1>;
338+
#size-cells = <1>;
339+
dmas = <&dma0 AT91_XDMAC_DT_PERID(12)>,
340+
<&dma0 AT91_XDMAC_DT_PERID(11)>;
341+
dma-names = "tx", "rx";
342+
atmel,fifo-size = <32>;
343+
status = "disabled";
344+
};
345+
346+
};
347+
348+
flx4: flexcom@e2018000 {
349+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
350+
reg = <0xe2018000 0x200>;
351+
ranges = <0x0 0xe2018000 0x800>;
352+
clocks = <&pmc PMC_TYPE_PERIPHERAL 38>;
353+
#address-cells = <1>;
354+
#size-cells = <1>;
355+
status = "disabled";
356+
357+
uart4: serial@200 {
358+
compatible = "microchip,sama7d65-usart", "atmel,at91sam9260-usart";
359+
reg = <0x200 0x200>;
360+
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
361+
clocks = <&pmc PMC_TYPE_PERIPHERAL 38>;
362+
clock-names = "usart";
363+
dmas = <&dma1 AT91_XDMAC_DT_PERID(14)>,
364+
<&dma1 AT91_XDMAC_DT_PERID(13)>;
365+
dma-names = "tx", "rx";
366+
atmel,use-dma-rx;
367+
atmel,use-dma-tx;
368+
atmel,fifo-size = <16>;
369+
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
370+
status = "disabled";
371+
};
372+
373+
spi4: spi@400 {
374+
compatible = "microchip,sama7d65-spi", "atmel,at91rm9200-spi";
375+
reg = <0x400 0x200>;
376+
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
377+
clocks = <&pmc PMC_TYPE_PERIPHERAL 38>;
378+
clock-names = "spi_clk";
379+
#address-cells = <1>;
380+
#size-cells = <0>;
381+
dmas = <&dma0 AT91_XDMAC_DT_PERID(14)>,
382+
<&dma0 AT91_XDMAC_DT_PERID(13)>;
383+
dma-names = "tx", "rx";
384+
atmel,fifo-size = <32>;
385+
status = "disabled";
386+
};
387+
};
388+
389+
flx5: flexcom@e201c000 {
390+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
391+
reg = <0xe201c000 0x200>;
392+
ranges = <0x0 0xe201c000 0x800>;
393+
clocks = <&pmc PMC_TYPE_PERIPHERAL 39>;
394+
#address-cells = <1>;
395+
#size-cells = <1>;
396+
status = "disabled";
397+
398+
i2c5: i2c@600 {
399+
compatible = "microchip,sama7d65-i2c", "microchip,sam9x60-i2c";
400+
reg = <0x600 0x200>;
401+
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
402+
clocks = <&pmc PMC_TYPE_PERIPHERAL 39>;
403+
#address-cells = <1>;
404+
#size-cells = <0>;
405+
dmas = <&dma0 AT91_XDMAC_DT_PERID(16)>,
406+
<&dma0 AT91_XDMAC_DT_PERID(15)>;
407+
dma-names = "tx", "rx";
408+
atmel,fifo-size = <32>;
409+
status = "disabled";
410+
};
411+
};
412+
220413
flx6: flexcom@e2020000 {
221414
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
222415
reg = <0xe2020000 0x200>;
@@ -238,6 +431,80 @@
238431
};
239432
};
240433

434+
flx7: flexcom@e2024000 {
435+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
436+
reg = <0xe2024000 0x200>;
437+
ranges = <0x0 0xe2024000 0x800>;
438+
clocks = <&pmc PMC_TYPE_PERIPHERAL 41>;
439+
#address-cells = <1>;
440+
#size-cells = <1>;
441+
status = "disabled";
442+
443+
uart7: serial@200 {
444+
compatible = "microchip,sama7d65-usart", "atmel,at91sam9260-usart";
445+
reg = <0x200 0x200>;
446+
interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
447+
clocks = <&pmc PMC_TYPE_PERIPHERAL 41>;
448+
clock-names = "usart";
449+
dmas = <&dma1 AT91_XDMAC_DT_PERID(20)>,
450+
<&dma1 AT91_XDMAC_DT_PERID(19)>;
451+
dma-names = "tx", "rx";
452+
atmel,use-dma-rx;
453+
atmel,use-dma-tx;
454+
atmel,fifo-size = <16>;
455+
atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
456+
status = "disabled";
457+
};
458+
};
459+
460+
flx8: flexcom@e281c000 {
461+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
462+
reg = <0xe281c000 0x200>;
463+
ranges = <0x0 0xe281c000 0x800>;
464+
clocks = <&pmc PMC_TYPE_PERIPHERAL 42>;
465+
#address-cells = <1>;
466+
#size-cells = <1>;
467+
status = "disabled";
468+
469+
i2c8: i2c@600 {
470+
compatible = "microchip,sama7d65-i2c", "microchip,sam9x60-i2c";
471+
reg = <0x600 0x200>;
472+
interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
473+
clocks = <&pmc PMC_TYPE_PERIPHERAL 42>;
474+
#address-cells = <1>;
475+
#size-cells = <0>;
476+
dmas = <&dma0 AT91_XDMAC_DT_PERID(22)>,
477+
<&dma0 AT91_XDMAC_DT_PERID(21)>;
478+
dma-names = "tx", "rx";
479+
atmel,fifo-size = <32>;
480+
status = "disabled";
481+
};
482+
};
483+
484+
flx9: flexcom@e2820000 {
485+
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
486+
reg = <0xe2820000 0x200>;
487+
ranges = <0x0 0xe281c000 0x800>;
488+
clocks = <&pmc PMC_TYPE_PERIPHERAL 43>;
489+
#address-cells = <1>;
490+
#size-cells = <1>;
491+
status = "disabled";
492+
493+
i2c9: i2c@600 {
494+
compatible = "microchip,sama7d65-i2c", "microchip,sam9x60-i2c";
495+
reg = <0x600 0x200>;
496+
interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
497+
clocks = <&pmc PMC_TYPE_PERIPHERAL 43>;
498+
#address-cells = <1>;
499+
#size-cells = <0>;
500+
dmas = <&dma0 AT91_XDMAC_DT_PERID(24)>,
501+
<&dma0 AT91_XDMAC_DT_PERID(23)>;
502+
dma-names = "tx", "rx";
503+
atmel,fifo-size = <32>;
504+
status = "disabled";
505+
};
506+
};
507+
241508
flx10: flexcom@e2824000 {
242509
compatible = "microchip,sama7d65-flexcom", "atmel,sama5d2-flexcom";
243510
reg = <0xe2824000 0x200>;

0 commit comments

Comments
 (0)