|
1 | 1 | #ifndef __src_common_sdk_nvidia_inc_alloc_alloc_channel_h__
|
2 | 2 | #define __src_common_sdk_nvidia_inc_alloc_alloc_channel_h__
|
3 |
| -#include <nvrm/535.54.03/common/sdk/nvidia/inc/nvlimits.h> |
| 3 | +#include <nvrm/535.113.01/common/sdk/nvidia/inc/nvlimits.h> |
4 | 4 |
|
5 |
| -/* Excerpt of RM headers from https://github.com/NVIDIA/open-gpu-kernel-modules/tree/535.54.03 */ |
| 5 | +/* Excerpt of RM headers from https://github.com/NVIDIA/open-gpu-kernel-modules/tree/535.113.01 */ |
6 | 6 |
|
7 | 7 | /*
|
8 | 8 | * SPDX-FileCopyrightText: Copyright (c) 2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
@@ -116,6 +116,9 @@ typedef struct NV_MEMORY_DESC_PARAMS {
|
116 | 116 | #define NVOS04_FLAGS_SKIP_CTXBUFFER_ALLOC_FALSE 0x00000000
|
117 | 117 | #define NVOS04_FLAGS_SKIP_CTXBUFFER_ALLOC_TRUE 0x00000001
|
118 | 118 |
|
| 119 | +#define CC_CHAN_ALLOC_IV_SIZE_DWORD 3U |
| 120 | +#define CC_CHAN_ALLOC_NONCE_SIZE_DWORD 8U |
| 121 | + |
119 | 122 | typedef struct NV_CHANNEL_ALLOC_PARAMS {
|
120 | 123 |
|
121 | 124 | NvHandle hObjectError; // error context DMA
|
@@ -154,6 +157,12 @@ typedef struct NV_CHANNEL_ALLOC_PARAMS {
|
154 | 157 | NV_DECLARE_ALIGNED(NV_MEMORY_DESC_PARAMS eccErrorNotifierMem, 8); // reserved
|
155 | 158 | NvU32 ProcessID; // reserved
|
156 | 159 | NvU32 SubProcessID; // reserved
|
| 160 | + // IV used for CPU-side encryption / GPU-side decryption. |
| 161 | + NvU32 encryptIv[CC_CHAN_ALLOC_IV_SIZE_DWORD]; // reserved |
| 162 | + // IV used for CPU-side decryption / GPU-side encryption. |
| 163 | + NvU32 decryptIv[CC_CHAN_ALLOC_IV_SIZE_DWORD]; // reserved |
| 164 | + // Nonce used CPU-side signing / GPU-side signature verification. |
| 165 | + NvU32 hmacNonce[CC_CHAN_ALLOC_NONCE_SIZE_DWORD]; // reserved |
157 | 166 | } NV_CHANNEL_ALLOC_PARAMS;
|
158 | 167 |
|
159 | 168 | typedef NV_CHANNEL_ALLOC_PARAMS NV_CHANNELGPFIFO_ALLOCATION_PARAMETERS;
|
|
0 commit comments