Skip to content

Commit b6e4bc1

Browse files
FlyGoatMarc Zyngier
authored andcommitted
dt-bindings: interrupt-controller: Add Loongson PCH PIC
Add binding for Loongson PCH PIC Controller. Reviewed-by: Rob Herring <[email protected]> Signed-off-by: Jiaxun Yang <[email protected]> Signed-off-by: Marc Zyngier <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent ef8c01e commit b6e4bc1

File tree

1 file changed

+56
-0
lines changed

1 file changed

+56
-0
lines changed
Lines changed: 56 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,56 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: "http://devicetree.org/schemas/interrupt-controller/loongson,pch-pic.yaml#"
5+
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
6+
7+
title: Loongson PCH PIC Controller
8+
9+
maintainers:
10+
- Jiaxun Yang <[email protected]>
11+
12+
description:
13+
This interrupt controller is found in the Loongson LS7A family of PCH for
14+
transforming interrupts from on-chip devices into HyperTransport vectorized
15+
interrupts.
16+
17+
properties:
18+
compatible:
19+
const: loongson,pch-pic-1.0
20+
21+
reg:
22+
maxItems: 1
23+
24+
loongson,pic-base-vec:
25+
description:
26+
u32 value of the base of parent HyperTransport vector allocated
27+
to PCH PIC.
28+
allOf:
29+
- $ref: "/schemas/types.yaml#/definitions/uint32"
30+
- minimum: 0
31+
maximum: 192
32+
33+
interrupt-controller: true
34+
35+
'#interrupt-cells':
36+
const: 2
37+
38+
required:
39+
- compatible
40+
- reg
41+
- loongson,pic-base-vec
42+
- interrupt-controller
43+
- '#interrupt-cells'
44+
45+
examples:
46+
- |
47+
#include <dt-bindings/interrupt-controller/irq.h>
48+
pic: interrupt-controller@10000000 {
49+
compatible = "loongson,pch-pic-1.0";
50+
reg = <0x10000000 0x400>;
51+
interrupt-controller;
52+
#interrupt-cells = <2>;
53+
loongson,pic-base-vec = <64>;
54+
interrupt-parent = <&htvec>;
55+
};
56+
...

0 commit comments

Comments
 (0)