Skip to content

Commit b7b20cf

Browse files
Zhifeng Tangbebarino
authored andcommitted
clk: sprd: Fix thm_parents incorrect configuration
The thm*_clk have two clock sources 32k and 250k,excluding 32m. Fixes: af3bd36 ("clk: sprd: Add clocks support for UMS512") Signed-off-by: Zhifeng Tang <[email protected]> Acked-by: Chunyan Zhang <[email protected]> Reviewed-by: Baolin Wang <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Stephen Boyd <[email protected]>
1 parent eec1148 commit b7b20cf

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/clk/sprd/ums512-clk.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -800,7 +800,7 @@ static SPRD_MUX_CLK_DATA(uart1_clk, "uart1-clk", uart_parents,
800800
0x250, 0, 3, UMS512_MUX_FLAG);
801801

802802
static const struct clk_parent_data thm_parents[] = {
803-
{ .fw_name = "ext-32m" },
803+
{ .fw_name = "ext-32k" },
804804
{ .hw = &clk_250k.hw },
805805
};
806806
static SPRD_MUX_CLK_DATA(thm0_clk, "thm0-clk", thm_parents,

0 commit comments

Comments
 (0)