|
46 | 46 | #define PCI_DEVICE_ID_COMMTECH_4228PCIE 0x0021
|
47 | 47 | #define PCI_DEVICE_ID_COMMTECH_4222PCIE 0x0022
|
48 | 48 |
|
| 49 | +#define PCI_VENDOR_ID_CONNECT_TECH 0x12c4 |
| 50 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_SP_OPTO 0x0340 |
| 51 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_SP_OPTO_A 0x0341 |
| 52 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_SP_OPTO_B 0x0342 |
| 53 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_XPRS 0x0350 |
| 54 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_XPRS_A 0x0351 |
| 55 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_XPRS_B 0x0352 |
| 56 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_XPRS 0x0353 |
| 57 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_16_XPRS_A 0x0354 |
| 58 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_16_XPRS_B 0x0355 |
| 59 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_XPRS_OPTO 0x0360 |
| 60 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_XPRS_OPTO_A 0x0361 |
| 61 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_XPRS_OPTO_B 0x0362 |
| 62 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_SP 0x0370 |
| 63 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_SP_232 0x0371 |
| 64 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_SP_485 0x0372 |
| 65 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_4_SP 0x0373 |
| 66 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_6_2_SP 0x0374 |
| 67 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_6_SP 0x0375 |
| 68 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_SP_232_NS 0x0376 |
| 69 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_XP_OPTO_LEFT 0x0380 |
| 70 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_2_XP_OPTO_RIGHT 0x0381 |
| 71 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_XP_OPTO 0x0382 |
| 72 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_4_4_XPRS_OPTO 0x0392 |
| 73 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_XPRS_LP 0x03A0 |
| 74 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_XPRS_LP_232 0x03A1 |
| 75 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_XPRS_LP_485 0x03A2 |
| 76 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCI_UART_8_XPRS_LP_232_NS 0x03A3 |
| 77 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCIE_XEG001 0x0602 |
| 78 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCIE_XR35X_BASE 0x1000 |
| 79 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCIE_XR35X_2 0x1002 |
| 80 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCIE_XR35X_4 0x1004 |
| 81 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCIE_XR35X_8 0x1008 |
| 82 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCIE_XR35X_12 0x100C |
| 83 | +#define PCI_SUBDEVICE_ID_CONNECT_TECH_PCIE_XR35X_16 0x1010 |
| 84 | +#define PCI_DEVICE_ID_CONNECT_TECH_PCI_XR79X_12_XIG00X 0x110c |
| 85 | +#define PCI_DEVICE_ID_CONNECT_TECH_PCI_XR79X_12_XIG01X 0x110d |
| 86 | +#define PCI_DEVICE_ID_CONNECT_TECH_PCI_XR79X_16 0x1110 |
| 87 | + |
49 | 88 | #define PCI_DEVICE_ID_EXAR_XR17V4358 0x4358
|
50 | 89 | #define PCI_DEVICE_ID_EXAR_XR17V8358 0x8358
|
| 90 | +#define PCI_DEVICE_ID_EXAR_XR17V252 0x0252 |
| 91 | +#define PCI_DEVICE_ID_EXAR_XR17V254 0x0254 |
| 92 | +#define PCI_DEVICE_ID_EXAR_XR17V258 0x0258 |
51 | 93 |
|
52 | 94 | #define PCI_SUBDEVICE_ID_USR_2980 0x0128
|
53 | 95 | #define PCI_SUBDEVICE_ID_USR_2981 0x0129
|
|
0 commit comments