Skip to content

Commit bc9792f

Browse files
parakakwilczynski
authored andcommitted
dt-bindings: PCI: mediatek,mt7621-pcie: Add PCIe host topology ASCII graph
MediaTek MT7621 PCIe sub-system supports a single Root Complex (RC) with 3 Root Ports. Add PCIe host topology ASCII graph to the binding for completeness. Suggested-by: Krzysztof Kozlowski <[email protected]> Link: https://lore.kernel.org/linux-pci/[email protected] Signed-off-by: Sergio Paracuellos <[email protected]> Signed-off-by: Krzysztof Wilczyński <[email protected]> Reviewed-by: AngeloGioacchino Del Regno <[email protected]> Acked-by: Krzysztof Kozlowski <[email protected]>
1 parent bdf8e4d commit bc9792f

File tree

1 file changed

+29
-0
lines changed

1 file changed

+29
-0
lines changed

Documentation/devicetree/bindings/pci/mediatek,mt7621-pcie.yaml

Lines changed: 29 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -13,6 +13,35 @@ description: |+
1313
MediaTek MT7621 PCIe subsys supports a single Root Complex (RC)
1414
with 3 Root Ports. Each Root Port supports a Gen1 1-lane Link
1515
16+
MT7621 PCIe HOST Topology
17+
18+
.-------.
19+
| |
20+
| CPU |
21+
| |
22+
'-------'
23+
|
24+
|
25+
|
26+
v
27+
.------------------.
28+
.-----------| HOST/PCI Bridge |------------.
29+
| '------------------' | Type1
30+
BUS0 | | | Access
31+
v v v On Bus0
32+
.-------------. .-------------. .-------------.
33+
| VIRTUAL P2P | | VIRTUAL P2P | | VIRTUAL P2P |
34+
| BUS0 | | BUS0 | | BUS0 |
35+
| DEV0 | | DEV1 | | DEV2 |
36+
'-------------' '-------------' '-------------'
37+
Type0 | Type0 | Type0 |
38+
Access BUS1 | Access BUS2| Access BUS3|
39+
On Bus1 v On Bus2 v On Bus3 v
40+
.----------. .----------. .----------.
41+
| Device 0 | | Device 0 | | Device 0 |
42+
| Func 0 | | Func 0 | | Func 0 |
43+
'----------' '----------' '----------'
44+
1645
allOf:
1746
- $ref: /schemas/pci/pci-host-bridge.yaml#
1847

0 commit comments

Comments
 (0)