Skip to content

Commit bce49d1

Browse files
Christophe Kerellomiquelraynal
authored andcommitted
dt-bindings: mtd: update STM32 FMC2 NAND controller documentation
These bindings can be used on SOCs where the FMC2 NAND controller is in standalone. In case that the FMC2 embeds 2 controllers (an external bus controller and a raw NAND controller), the register base address, the clock and the reset will be defined in the parent node. Signed-off-by: Christophe Kerello <[email protected]> Signed-off-by: Miquel Raynal <[email protected]> Link: https://lore.kernel.org/linux-mtd/[email protected]
1 parent 5eeb7fe commit bce49d1

File tree

1 file changed

+57
-26
lines changed

1 file changed

+57
-26
lines changed

Documentation/devicetree/bindings/mtd/st,stm32-fmc2-nand.yaml

Lines changed: 57 additions & 26 deletions
Original file line numberDiff line numberDiff line change
@@ -9,32 +9,19 @@ title: STMicroelectronics Flexible Memory Controller 2 (FMC2) Bindings
99
maintainers:
1010
- Christophe Kerello <[email protected]>
1111

12-
allOf:
13-
- $ref: "nand-controller.yaml#"
14-
1512
properties:
1613
compatible:
17-
const: st,stm32mp15-fmc2
14+
enum:
15+
- st,stm32mp15-fmc2
16+
- st,stm32mp1-fmc2-nfc
1817

1918
reg:
20-
items:
21-
- description: Registers
22-
- description: Chip select 0 data
23-
- description: Chip select 0 command
24-
- description: Chip select 0 address space
25-
- description: Chip select 1 data
26-
- description: Chip select 1 command
27-
- description: Chip select 1 address space
19+
minItems: 6
20+
maxItems: 7
2821

2922
interrupts:
3023
maxItems: 1
3124

32-
clocks:
33-
maxItems: 1
34-
35-
resets:
36-
maxItems: 1
37-
3825
dmas:
3926
items:
4027
- description: tx DMA channel
@@ -57,11 +44,55 @@ patternProperties:
5744
nand-ecc-strength:
5845
enum: [1, 4 ,8 ]
5946

47+
allOf:
48+
- $ref: "nand-controller.yaml#"
49+
50+
- if:
51+
properties:
52+
compatible:
53+
contains:
54+
const: st,stm32mp15-fmc2
55+
then:
56+
properties:
57+
reg:
58+
items:
59+
- description: Registers
60+
- description: Chip select 0 data
61+
- description: Chip select 0 command
62+
- description: Chip select 0 address space
63+
- description: Chip select 1 data
64+
- description: Chip select 1 command
65+
- description: Chip select 1 address space
66+
67+
clocks:
68+
maxItems: 1
69+
70+
resets:
71+
maxItems: 1
72+
73+
required:
74+
- clocks
75+
76+
- if:
77+
properties:
78+
compatible:
79+
contains:
80+
const: st,stm32mp1-fmc2-nfc
81+
then:
82+
properties:
83+
reg:
84+
items:
85+
- description: Chip select 0 data
86+
- description: Chip select 0 command
87+
- description: Chip select 0 address space
88+
- description: Chip select 1 data
89+
- description: Chip select 1 command
90+
- description: Chip select 1 address space
91+
6092
required:
6193
- compatible
6294
- reg
6395
- interrupts
64-
- clocks
6596

6697
examples:
6798
- |
@@ -77,13 +108,13 @@ examples:
77108
<0x81000000 0x1000>,
78109
<0x89010000 0x1000>,
79110
<0x89020000 0x1000>;
80-
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
81-
dmas = <&mdma1 20 0x10 0x12000a02 0x0 0x0>,
82-
<&mdma1 20 0x10 0x12000a08 0x0 0x0>,
83-
<&mdma1 21 0x10 0x12000a0a 0x0 0x0>;
84-
dma-names = "tx", "rx", "ecc";
85-
clocks = <&rcc FMC_K>;
86-
resets = <&rcc FMC_R>;
111+
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
112+
dmas = <&mdma1 20 0x2 0x12000a02 0x0 0x0>,
113+
<&mdma1 20 0x2 0x12000a08 0x0 0x0>,
114+
<&mdma1 21 0x2 0x12000a0a 0x0 0x0>;
115+
dma-names = "tx", "rx", "ecc";
116+
clocks = <&rcc FMC_K>;
117+
resets = <&rcc FMC_R>;
87118
#address-cells = <1>;
88119
#size-cells = <0>;
89120

0 commit comments

Comments
 (0)