We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c7cdd96 commit bf78f1eCopy full SHA for bf78f1e
arch/riscv/include/uapi/asm/kvm.h
@@ -121,6 +121,7 @@ enum KVM_RISCV_ISA_EXT_ID {
121
KVM_RISCV_ISA_EXT_ZICBOZ,
122
KVM_RISCV_ISA_EXT_ZBB,
123
KVM_RISCV_ISA_EXT_SSAIA,
124
+ KVM_RISCV_ISA_EXT_V,
125
KVM_RISCV_ISA_EXT_MAX,
126
};
127
arch/riscv/kvm/vcpu.c
@@ -57,6 +57,7 @@ static const unsigned long kvm_isa_ext_arr[] = {
57
[KVM_RISCV_ISA_EXT_H] = RISCV_ISA_EXT_h,
58
[KVM_RISCV_ISA_EXT_I] = RISCV_ISA_EXT_i,
59
[KVM_RISCV_ISA_EXT_M] = RISCV_ISA_EXT_m,
60
+ [KVM_RISCV_ISA_EXT_V] = RISCV_ISA_EXT_v,
61
62
KVM_ISA_EXT_ARR(SSAIA),
63
KVM_ISA_EXT_ARR(SSTC),
0 commit comments