@@ -628,60 +628,6 @@ static struct qcom_icc_node xm_gic = {
628
628
.links = { SM8350_SLAVE_SNOC_GEM_NOC_GC },
629
629
};
630
630
631
- static struct qcom_icc_node qnm_mnoc_hf_disp = {
632
- .name = "qnm_mnoc_hf_disp" ,
633
- .id = SM8350_MASTER_MNOC_HF_MEM_NOC_DISP ,
634
- .channels = 2 ,
635
- .buswidth = 32 ,
636
- .num_links = 1 ,
637
- .links = { SM8350_SLAVE_LLCC_DISP },
638
- };
639
-
640
- static struct qcom_icc_node qnm_mnoc_sf_disp = {
641
- .name = "qnm_mnoc_sf_disp" ,
642
- .id = SM8350_MASTER_MNOC_SF_MEM_NOC_DISP ,
643
- .channels = 2 ,
644
- .buswidth = 32 ,
645
- .num_links = 1 ,
646
- .links = { SM8350_SLAVE_LLCC_DISP },
647
- };
648
-
649
- static struct qcom_icc_node llcc_mc_disp = {
650
- .name = "llcc_mc_disp" ,
651
- .id = SM8350_MASTER_LLCC_DISP ,
652
- .channels = 4 ,
653
- .buswidth = 4 ,
654
- .num_links = 1 ,
655
- .links = { SM8350_SLAVE_EBI1_DISP },
656
- };
657
-
658
- static struct qcom_icc_node qxm_mdp0_disp = {
659
- .name = "qxm_mdp0_disp" ,
660
- .id = SM8350_MASTER_MDP0_DISP ,
661
- .channels = 1 ,
662
- .buswidth = 32 ,
663
- .num_links = 1 ,
664
- .links = { SM8350_SLAVE_MNOC_HF_MEM_NOC_DISP },
665
- };
666
-
667
- static struct qcom_icc_node qxm_mdp1_disp = {
668
- .name = "qxm_mdp1_disp" ,
669
- .id = SM8350_MASTER_MDP1_DISP ,
670
- .channels = 1 ,
671
- .buswidth = 32 ,
672
- .num_links = 1 ,
673
- .links = { SM8350_SLAVE_MNOC_HF_MEM_NOC_DISP },
674
- };
675
-
676
- static struct qcom_icc_node qxm_rot_disp = {
677
- .name = "qxm_rot_disp" ,
678
- .id = SM8350_MASTER_ROTATOR_DISP ,
679
- .channels = 1 ,
680
- .buswidth = 32 ,
681
- .num_links = 1 ,
682
- .links = { SM8350_SLAVE_MNOC_SF_MEM_NOC_DISP },
683
- };
684
-
685
631
static struct qcom_icc_node qns_a1noc_snoc = {
686
632
.name = "qns_a1noc_snoc" ,
687
633
.id = SM8350_SLAVE_A1NOC_SNOC ,
@@ -1320,40 +1266,6 @@ static struct qcom_icc_node srvc_snoc = {
1320
1266
.buswidth = 4 ,
1321
1267
};
1322
1268
1323
- static struct qcom_icc_node qns_llcc_disp = {
1324
- .name = "qns_llcc_disp" ,
1325
- .id = SM8350_SLAVE_LLCC_DISP ,
1326
- .channels = 4 ,
1327
- .buswidth = 16 ,
1328
- .num_links = 1 ,
1329
- .links = { SM8350_MASTER_LLCC_DISP },
1330
- };
1331
-
1332
- static struct qcom_icc_node ebi_disp = {
1333
- .name = "ebi_disp" ,
1334
- .id = SM8350_SLAVE_EBI1_DISP ,
1335
- .channels = 4 ,
1336
- .buswidth = 4 ,
1337
- };
1338
-
1339
- static struct qcom_icc_node qns_mem_noc_hf_disp = {
1340
- .name = "qns_mem_noc_hf_disp" ,
1341
- .id = SM8350_SLAVE_MNOC_HF_MEM_NOC_DISP ,
1342
- .channels = 2 ,
1343
- .buswidth = 32 ,
1344
- .num_links = 1 ,
1345
- .links = { SM8350_MASTER_MNOC_HF_MEM_NOC_DISP },
1346
- };
1347
-
1348
- static struct qcom_icc_node qns_mem_noc_sf_disp = {
1349
- .name = "qns_mem_noc_sf_disp" ,
1350
- .id = SM8350_SLAVE_MNOC_SF_MEM_NOC_DISP ,
1351
- .channels = 2 ,
1352
- .buswidth = 32 ,
1353
- .num_links = 1 ,
1354
- .links = { SM8350_MASTER_MNOC_SF_MEM_NOC_DISP },
1355
- };
1356
-
1357
1269
static struct qcom_icc_bcm bcm_acv = {
1358
1270
.name = "ACV" ,
1359
1271
.enable_mask = BIT (3 ),
@@ -1583,55 +1495,6 @@ static struct qcom_icc_bcm bcm_sn14 = {
1583
1495
.nodes = { & qns_pcie_mem_noc },
1584
1496
};
1585
1497
1586
- static struct qcom_icc_bcm bcm_acv_disp = {
1587
- .name = "ACV" ,
1588
- .keepalive = false,
1589
- .num_nodes = 1 ,
1590
- .nodes = { & ebi_disp },
1591
- };
1592
-
1593
- static struct qcom_icc_bcm bcm_mc0_disp = {
1594
- .name = "MC0" ,
1595
- .keepalive = false,
1596
- .num_nodes = 1 ,
1597
- .nodes = { & ebi_disp },
1598
- };
1599
-
1600
- static struct qcom_icc_bcm bcm_mm0_disp = {
1601
- .name = "MM0" ,
1602
- .keepalive = false,
1603
- .num_nodes = 1 ,
1604
- .nodes = { & qns_mem_noc_hf_disp },
1605
- };
1606
-
1607
- static struct qcom_icc_bcm bcm_mm1_disp = {
1608
- .name = "MM1" ,
1609
- .keepalive = false,
1610
- .num_nodes = 2 ,
1611
- .nodes = { & qxm_mdp0_disp , & qxm_mdp1_disp },
1612
- };
1613
-
1614
- static struct qcom_icc_bcm bcm_mm4_disp = {
1615
- .name = "MM4" ,
1616
- .keepalive = false,
1617
- .num_nodes = 1 ,
1618
- .nodes = { & qns_mem_noc_sf_disp },
1619
- };
1620
-
1621
- static struct qcom_icc_bcm bcm_mm5_disp = {
1622
- .name = "MM5" ,
1623
- .keepalive = false,
1624
- .num_nodes = 1 ,
1625
- .nodes = { & qxm_rot_disp },
1626
- };
1627
-
1628
- static struct qcom_icc_bcm bcm_sh0_disp = {
1629
- .name = "SH0" ,
1630
- .keepalive = false,
1631
- .num_nodes = 1 ,
1632
- .nodes = { & qns_llcc_disp },
1633
- };
1634
-
1635
1498
static struct qcom_icc_bcm * const aggre1_noc_bcms [] = {
1636
1499
};
1637
1500
@@ -1785,7 +1648,6 @@ static struct qcom_icc_bcm * const gem_noc_bcms[] = {
1785
1648
& bcm_sh2 ,
1786
1649
& bcm_sh3 ,
1787
1650
& bcm_sh4 ,
1788
- & bcm_sh0_disp ,
1789
1651
};
1790
1652
1791
1653
static struct qcom_icc_node * const gem_noc_nodes [] = {
@@ -1808,9 +1670,6 @@ static struct qcom_icc_node * const gem_noc_nodes[] = {
1808
1670
[SLAVE_SERVICE_GEM_NOC_1 ] = & srvc_even_gemnoc ,
1809
1671
[SLAVE_SERVICE_GEM_NOC_2 ] = & srvc_odd_gemnoc ,
1810
1672
[SLAVE_SERVICE_GEM_NOC ] = & srvc_sys_gemnoc ,
1811
- [MASTER_MNOC_HF_MEM_NOC_DISP ] = & qnm_mnoc_hf_disp ,
1812
- [MASTER_MNOC_SF_MEM_NOC_DISP ] = & qnm_mnoc_sf_disp ,
1813
- [SLAVE_LLCC_DISP ] = & qns_llcc_disp ,
1814
1673
};
1815
1674
1816
1675
static const struct qcom_icc_desc sm8350_gem_noc = {
@@ -1843,15 +1702,11 @@ static const struct qcom_icc_desc sm8350_lpass_ag_noc = {
1843
1702
static struct qcom_icc_bcm * const mc_virt_bcms [] = {
1844
1703
& bcm_acv ,
1845
1704
& bcm_mc0 ,
1846
- & bcm_acv_disp ,
1847
- & bcm_mc0_disp ,
1848
1705
};
1849
1706
1850
1707
static struct qcom_icc_node * const mc_virt_nodes [] = {
1851
1708
[MASTER_LLCC ] = & llcc_mc ,
1852
1709
[SLAVE_EBI1 ] = & ebi ,
1853
- [MASTER_LLCC_DISP ] = & llcc_mc_disp ,
1854
- [SLAVE_EBI1_DISP ] = & ebi_disp ,
1855
1710
};
1856
1711
1857
1712
static const struct qcom_icc_desc sm8350_mc_virt = {
@@ -1866,10 +1721,6 @@ static struct qcom_icc_bcm * const mmss_noc_bcms[] = {
1866
1721
& bcm_mm1 ,
1867
1722
& bcm_mm4 ,
1868
1723
& bcm_mm5 ,
1869
- & bcm_mm0_disp ,
1870
- & bcm_mm1_disp ,
1871
- & bcm_mm4_disp ,
1872
- & bcm_mm5_disp ,
1873
1724
};
1874
1725
1875
1726
static struct qcom_icc_node * const mmss_noc_nodes [] = {
@@ -1886,11 +1737,6 @@ static struct qcom_icc_node * const mmss_noc_nodes[] = {
1886
1737
[SLAVE_MNOC_HF_MEM_NOC ] = & qns_mem_noc_hf ,
1887
1738
[SLAVE_MNOC_SF_MEM_NOC ] = & qns_mem_noc_sf ,
1888
1739
[SLAVE_SERVICE_MNOC ] = & srvc_mnoc ,
1889
- [MASTER_MDP0_DISP ] = & qxm_mdp0_disp ,
1890
- [MASTER_MDP1_DISP ] = & qxm_mdp1_disp ,
1891
- [MASTER_ROTATOR_DISP ] = & qxm_rot_disp ,
1892
- [SLAVE_MNOC_HF_MEM_NOC_DISP ] = & qns_mem_noc_hf_disp ,
1893
- [SLAVE_MNOC_SF_MEM_NOC_DISP ] = & qns_mem_noc_sf_disp ,
1894
1740
};
1895
1741
1896
1742
static const struct qcom_icc_desc sm8350_mmss_noc = {
0 commit comments