Skip to content

Commit c2afeb7

Browse files
Sam ProtsenkoSylwester Nawrocki
authored andcommitted
dt-bindings: clock: Add bindings for Exynos850 CMU_CMGP
CMU_CMGP generates USI and ADC clocks for BLK_ALIVE. In particular USI clocks are needed for HSI2C_3 and HSI2C_4 instances. Add clock indices and bindings documentation for CMU_CMGP domain. Signed-off-by: Sam Protsenko <[email protected]> Signed-off-by: Sylwester Nawrocki <[email protected]> Reviewed-by: Krzysztof Kozlowski <[email protected]> Acked-by: Chanwoo Choi <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent 579839a commit c2afeb7

File tree

2 files changed

+36
-0
lines changed

2 files changed

+36
-0
lines changed

Documentation/devicetree/bindings/clock/samsung,exynos850-clock.yaml

Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -33,6 +33,7 @@ properties:
3333
enum:
3434
- samsung,exynos850-cmu-top
3535
- samsung,exynos850-cmu-apm
36+
- samsung,exynos850-cmu-cmgp
3637
- samsung,exynos850-cmu-core
3738
- samsung,exynos850-cmu-dpu
3839
- samsung,exynos850-cmu-hsi
@@ -87,6 +88,24 @@ allOf:
8788
- const: oscclk
8889
- const: dout_clkcmu_apm_bus
8990

91+
- if:
92+
properties:
93+
compatible:
94+
contains:
95+
const: samsung,exynos850-cmu-cmgp
96+
97+
then:
98+
properties:
99+
clocks:
100+
items:
101+
- description: External reference clock (26 MHz)
102+
- description: CMU_CMGP bus clock (from CMU_APM)
103+
104+
clock-names:
105+
items:
106+
- const: oscclk
107+
- const: gout_clkcmu_cmgp_bus
108+
90109
- if:
91110
properties:
92111
compatible:

include/dt-bindings/clock/exynos850.h

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -84,6 +84,23 @@
8484
#define CLK_GOUT_SPEEDY_PCLK 21
8585
#define APM_NR_CLK 22
8686

87+
/* CMU_CMGP */
88+
#define CLK_RCO_CMGP 1
89+
#define CLK_MOUT_CMGP_ADC 2
90+
#define CLK_MOUT_CMGP_USI0 3
91+
#define CLK_MOUT_CMGP_USI1 4
92+
#define CLK_DOUT_CMGP_ADC 5
93+
#define CLK_DOUT_CMGP_USI0 6
94+
#define CLK_DOUT_CMGP_USI1 7
95+
#define CLK_GOUT_CMGP_ADC_S0_PCLK 8
96+
#define CLK_GOUT_CMGP_ADC_S1_PCLK 9
97+
#define CLK_GOUT_CMGP_GPIO_PCLK 10
98+
#define CLK_GOUT_CMGP_USI0_IPCLK 11
99+
#define CLK_GOUT_CMGP_USI0_PCLK 12
100+
#define CLK_GOUT_CMGP_USI1_IPCLK 13
101+
#define CLK_GOUT_CMGP_USI1_PCLK 14
102+
#define CMGP_NR_CLK 15
103+
87104
/* CMU_HSI */
88105
#define CLK_MOUT_HSI_BUS_USER 1
89106
#define CLK_MOUT_HSI_MMC_CARD_USER 2

0 commit comments

Comments
 (0)