We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 06c2afb commit c3ae148Copy full SHA for c3ae148
arch/arm/boot/dts/rockchip/rv1126.dtsi
@@ -419,6 +419,18 @@
419
status = "disabled";
420
};
421
422
+ sfc: spi@ffc90000 {
423
+ compatible = "rockchip,sfc";
424
+ reg = <0xffc90000 0x4000>;
425
+ interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
426
+ assigned-clocks = <&cru SCLK_SFC>;
427
+ assigned-clock-rates = <80000000>;
428
+ clock-names = "clk_sfc", "hclk_sfc";
429
+ clocks = <&cru SCLK_SFC>, <&cru HCLK_SFC>;
430
+ power-domains = <&power RV1126_PD_NVM>;
431
+ status = "disabled";
432
+ };
433
+
434
pinctrl: pinctrl {
435
compatible = "rockchip,rv1126-pinctrl";
436
rockchip,grf = <&grf>;
0 commit comments