We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent f4946b0 commit c42fb72Copy full SHA for c42fb72
drivers/gpu/drm/bridge/ti-sn65dsi86.c
@@ -122,7 +122,7 @@
122
* @supplies: Data for bulk enabling/disabling our regulators.
123
* @dp_lanes: Count of dp_lanes we're using.
124
* @ln_assign: Value to program to the LN_ASSIGN register.
125
- * @ln_polr: Value for the 4-bit LN_POLRS field of SN_ENH_FRAME_REG.
+ * @ln_polrs: Value for the 4-bit LN_POLRS field of SN_ENH_FRAME_REG.
126
*
127
* @gchip: If we expose our GPIOs, this is used.
128
* @gchip_output: A cache of whether we've set GPIOs to output. This
0 commit comments