We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e30556b commit c7ae396Copy full SHA for c7ae396
drivers/pci/pci.c
@@ -142,8 +142,8 @@ enum pcie_bus_config_types pcie_bus_config = PCIE_BUS_DEFAULT;
142
* the dfl or actual value as it sees fit. Don't forget this is
143
* measured in 32-bit words, not bytes.
144
*/
145
-u8 pci_dfl_cache_line_size = L1_CACHE_BYTES >> 2;
146
-u8 pci_cache_line_size;
+u8 pci_dfl_cache_line_size __ro_after_init = L1_CACHE_BYTES >> 2;
+u8 pci_cache_line_size __ro_after_init ;
147
148
/*
149
* If we set up a device for bus mastering, we need to check the latency
0 commit comments