Skip to content

Commit c99d00e

Browse files
Andre-ARMwilldeacon
authored andcommitted
perf: pmuv3: Add new Cortex and Neoverse PMUs
Add support for the Arm Cortex-A725, Cortex-X925, Neoverse N3, Neoverse V2, Neoverse V3 and Neoverse V3AE. This just adds the names and connects them with their DT compatible strings. Signed-off-by: Andre Przywara <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Will Deacon <[email protected]>
1 parent 695b1fd commit c99d00e

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

drivers/perf/arm_pmuv3.c

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1340,14 +1340,20 @@ PMUV3_INIT_SIMPLE(armv9_cortex_a520)
13401340
PMUV3_INIT_SIMPLE(armv9_cortex_a710)
13411341
PMUV3_INIT_SIMPLE(armv9_cortex_a715)
13421342
PMUV3_INIT_SIMPLE(armv9_cortex_a720)
1343+
PMUV3_INIT_SIMPLE(armv9_cortex_a725)
13431344
PMUV3_INIT_SIMPLE(armv8_cortex_x1)
13441345
PMUV3_INIT_SIMPLE(armv9_cortex_x2)
13451346
PMUV3_INIT_SIMPLE(armv9_cortex_x3)
13461347
PMUV3_INIT_SIMPLE(armv9_cortex_x4)
1348+
PMUV3_INIT_SIMPLE(armv9_cortex_x925)
13471349
PMUV3_INIT_SIMPLE(armv8_neoverse_e1)
13481350
PMUV3_INIT_SIMPLE(armv8_neoverse_n1)
13491351
PMUV3_INIT_SIMPLE(armv9_neoverse_n2)
1352+
PMUV3_INIT_SIMPLE(armv9_neoverse_n3)
13501353
PMUV3_INIT_SIMPLE(armv8_neoverse_v1)
1354+
PMUV3_INIT_SIMPLE(armv8_neoverse_v2)
1355+
PMUV3_INIT_SIMPLE(armv8_neoverse_v3)
1356+
PMUV3_INIT_SIMPLE(armv8_neoverse_v3ae)
13511357

13521358
PMUV3_INIT_SIMPLE(armv8_nvidia_carmel)
13531359
PMUV3_INIT_SIMPLE(armv8_nvidia_denver)
@@ -1379,14 +1385,20 @@ static const struct of_device_id armv8_pmu_of_device_ids[] = {
13791385
{.compatible = "arm,cortex-a710-pmu", .data = armv9_cortex_a710_pmu_init},
13801386
{.compatible = "arm,cortex-a715-pmu", .data = armv9_cortex_a715_pmu_init},
13811387
{.compatible = "arm,cortex-a720-pmu", .data = armv9_cortex_a720_pmu_init},
1388+
{.compatible = "arm,cortex-a725-pmu", .data = armv9_cortex_a725_pmu_init},
13821389
{.compatible = "arm,cortex-x1-pmu", .data = armv8_cortex_x1_pmu_init},
13831390
{.compatible = "arm,cortex-x2-pmu", .data = armv9_cortex_x2_pmu_init},
13841391
{.compatible = "arm,cortex-x3-pmu", .data = armv9_cortex_x3_pmu_init},
13851392
{.compatible = "arm,cortex-x4-pmu", .data = armv9_cortex_x4_pmu_init},
1393+
{.compatible = "arm,cortex-x925-pmu", .data = armv9_cortex_x925_pmu_init},
13861394
{.compatible = "arm,neoverse-e1-pmu", .data = armv8_neoverse_e1_pmu_init},
13871395
{.compatible = "arm,neoverse-n1-pmu", .data = armv8_neoverse_n1_pmu_init},
13881396
{.compatible = "arm,neoverse-n2-pmu", .data = armv9_neoverse_n2_pmu_init},
1397+
{.compatible = "arm,neoverse-n3-pmu", .data = armv9_neoverse_n3_pmu_init},
13891398
{.compatible = "arm,neoverse-v1-pmu", .data = armv8_neoverse_v1_pmu_init},
1399+
{.compatible = "arm,neoverse-v2-pmu", .data = armv8_neoverse_v2_pmu_init},
1400+
{.compatible = "arm,neoverse-v3-pmu", .data = armv8_neoverse_v3_pmu_init},
1401+
{.compatible = "arm,neoverse-v3ae-pmu", .data = armv8_neoverse_v3ae_pmu_init},
13901402
{.compatible = "cavium,thunder-pmu", .data = armv8_cavium_thunder_pmu_init},
13911403
{.compatible = "brcm,vulcan-pmu", .data = armv8_brcm_vulcan_pmu_init},
13921404
{.compatible = "nvidia,carmel-pmu", .data = armv8_nvidia_carmel_pmu_init},

0 commit comments

Comments
 (0)