Skip to content

Commit c9deb9a

Browse files
petegriffinmartinkpetersen
authored andcommitted
scsi: ufs: exynos: Allow max frequencies up to 267Mhz
Platforms such as Tensor gs101 the pclk frequency is 267Mhz. Increase PCLK_AVAIL_MAX so we don't fail the frequency check. Signed-off-by: Peter Griffin <[email protected]> Link: https://lore.kernel.org/r/[email protected] Acked-by: Krzysztof Kozlowski <[email protected]> Tested-by: Will McVicker <[email protected]> Signed-off-by: Martin K. Petersen <[email protected]>
1 parent 9238cad commit c9deb9a

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/ufs/host/ufs-exynos.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -116,7 +116,7 @@ struct exynos_ufs;
116116
#define PA_HIBERN8TIME_VAL 0x20
117117

118118
#define PCLK_AVAIL_MIN 70000000
119-
#define PCLK_AVAIL_MAX 167000000
119+
#define PCLK_AVAIL_MAX 267000000
120120

121121
struct exynos_ufs_uic_attr {
122122
/* TX Attributes */

0 commit comments

Comments
 (0)