Skip to content

Commit ca1e2a8

Browse files
dceraolojohnharr-intel
authored andcommitted
drm/i915/guc: Enable WA 14018913170
The GuC handles the WA, the KMD just needs to set the flag to enable it on the appropriate platforms. Signed-off-by: John Harrison <[email protected]> Signed-off-by: Daniele Ceraolo Spurio <[email protected]> Reviewed-by: Vinay Belgaumkar <[email protected]> Reviewed-by: Andi Shyti <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
1 parent 3e78f77 commit ca1e2a8

File tree

3 files changed

+8
-0
lines changed

3 files changed

+8
-0
lines changed

drivers/gpu/drm/i915/gt/uc/intel_guc.c

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -319,6 +319,12 @@ static u32 guc_ctl_wa_flags(struct intel_guc *guc)
319319
if (!RCS_MASK(gt))
320320
flags |= GUC_WA_RCS_REGS_IN_CCS_REGS_LIST;
321321

322+
/* Wa_14018913170 */
323+
if (GUC_FIRMWARE_VER(guc) >= MAKE_GUC_VER(70, 7, 0)) {
324+
if (IS_DG2(gt->i915) || IS_METEORLAKE(gt->i915) || IS_PONTEVECCHIO(gt->i915))
325+
flags |= GUC_WA_ENABLE_TSC_CHECK_ON_RC6;
326+
}
327+
322328
return flags;
323329
}
324330

drivers/gpu/drm/i915/gt/uc/intel_guc.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -295,6 +295,7 @@ struct intel_guc {
295295
#define MAKE_GUC_VER(maj, min, pat) (((maj) << 16) | ((min) << 8) | (pat))
296296
#define MAKE_GUC_VER_STRUCT(ver) MAKE_GUC_VER((ver).major, (ver).minor, (ver).patch)
297297
#define GUC_SUBMIT_VER(guc) MAKE_GUC_VER_STRUCT((guc)->submission_version)
298+
#define GUC_FIRMWARE_VER(guc) MAKE_GUC_VER_STRUCT((guc)->fw.file_selected.ver)
298299

299300
static inline struct intel_guc *log_to_guc(struct intel_guc_log *log)
300301
{

drivers/gpu/drm/i915/gt/uc/intel_guc_fwif.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -100,6 +100,7 @@
100100
#define GUC_WA_HOLD_CCS_SWITCHOUT BIT(17)
101101
#define GUC_WA_POLLCS BIT(18)
102102
#define GUC_WA_RCS_REGS_IN_CCS_REGS_LIST BIT(21)
103+
#define GUC_WA_ENABLE_TSC_CHECK_ON_RC6 BIT(22)
103104

104105
#define GUC_CTL_FEATURE 2
105106
#define GUC_CTL_ENABLE_SLPC BIT(2)

0 commit comments

Comments
 (0)