Skip to content

Commit ccdf3aa

Browse files
jernejskmripard
authored andcommitted
arm64: dts: allwinner: a64: sopine-baseboard: Add PHY regulator delay
It turns out that sopine-baseboard needs same fix as pine64-plus for ethernet PHY. Here too Realtek ethernet PHY chip needs additional power on delay to properly initialize. Datasheet mentions that chip needs 30 ms to be properly powered on and that it needs some more time to be initialized. Fix that by adding 100ms ramp delay to regulator responsible for powering PHY. Note that issue was found out and fix tested on pine64-lts, but it's basically the same as sopine-baseboard, only layout and connectors differ. Fixes: bdfe4ce ("arm64: allwinner: a64: add Ethernet PHY regulator for several boards") Signed-off-by: Jernej Skrabec <[email protected]> Signed-off-by: Maxime Ripard <[email protected]>
1 parent ed3e940 commit ccdf3aa

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

arch/arm64/boot/dts/allwinner/sun50i-a64-sopine-baseboard.dts

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -159,6 +159,12 @@
159159
};
160160

161161
&reg_dc1sw {
162+
/*
163+
* Ethernet PHY needs 30ms to properly power up and some more
164+
* to initialize. 100ms should be plenty of time to finish
165+
* whole process.
166+
*/
167+
regulator-enable-ramp-delay = <100000>;
162168
regulator-name = "vcc-phy";
163169
};
164170

0 commit comments

Comments
 (0)