Skip to content

Commit ce7cb08

Browse files
misalehwilldeacon
authored andcommitted
iommu/arm-smmu-v3: Match Stall behaviour for S2
According to the spec (ARM IHI 0070 F.b), in "5.5 Fault configuration (A, R, S bits)": A STE with stage 2 translation enabled and STE.S2S == 0 is considered ILLEGAL if SMMU_IDR0.STALL_MODEL == 0b10. Also described in the pseudocode “SteIllegal()” if STE.Config == '11x' then [..] if eff_idr0_stall_model == '10' && STE.S2S == '0' then // stall_model forcing stall, but S2S == 0 return TRUE; Which means, S2S must be set when stall model is "ARM_SMMU_FEAT_STALL_FORCE", but currently the driver ignores that. Although, the driver can do the minimum and only set S2S for “ARM_SMMU_FEAT_STALL_FORCE”, it is more consistent to match S1 behaviour, which also sets it for “ARM_SMMU_FEAT_STALL” if the master has requested stalls. Also, since S2 stalls are enabled now, report them to the IOMMU layer and for VFIO devices it will fail anyway as VFIO doesn’t register an iopf handler. Signed-off-by: Mostafa Saleh <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Will Deacon <[email protected]>
1 parent a9d4028 commit ce7cb08

File tree

2 files changed

+4
-5
lines changed

2 files changed

+4
-5
lines changed

drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c

Lines changed: 3 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1049,7 +1049,8 @@ void arm_smmu_get_ste_used(const __le64 *ent, __le64 *used_bits)
10491049
used_bits[2] |=
10501050
cpu_to_le64(STRTAB_STE_2_S2VMID | STRTAB_STE_2_VTCR |
10511051
STRTAB_STE_2_S2AA64 | STRTAB_STE_2_S2ENDI |
1052-
STRTAB_STE_2_S2PTW | STRTAB_STE_2_S2R);
1052+
STRTAB_STE_2_S2PTW | STRTAB_STE_2_S2S |
1053+
STRTAB_STE_2_S2R);
10531054
used_bits[3] |= cpu_to_le64(STRTAB_STE_3_S2TTB_MASK);
10541055
}
10551056

@@ -1683,6 +1684,7 @@ void arm_smmu_make_s2_domain_ste(struct arm_smmu_ste *target,
16831684
STRTAB_STE_2_S2ENDI |
16841685
#endif
16851686
STRTAB_STE_2_S2PTW |
1687+
(master->stall_enabled ? STRTAB_STE_2_S2S : 0) |
16861688
STRTAB_STE_2_S2R);
16871689

16881690
target->data[3] = cpu_to_le64(pgtbl_cfg->arm_lpae_s2_cfg.vttbr &
@@ -1776,10 +1778,6 @@ static int arm_smmu_handle_evt(struct arm_smmu_device *smmu, u64 *evt)
17761778
return -EOPNOTSUPP;
17771779
}
17781780

1779-
/* Stage-2 is always pinned at the moment */
1780-
if (evt[1] & EVTQ_1_S2)
1781-
return -EFAULT;
1782-
17831781
if (!(evt[1] & EVTQ_1_STALL))
17841782
return -EOPNOTSUPP;
17851783

drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -269,6 +269,7 @@ struct arm_smmu_ste {
269269
#define STRTAB_STE_2_S2AA64 (1UL << 51)
270270
#define STRTAB_STE_2_S2ENDI (1UL << 52)
271271
#define STRTAB_STE_2_S2PTW (1UL << 54)
272+
#define STRTAB_STE_2_S2S (1UL << 57)
272273
#define STRTAB_STE_2_S2R (1UL << 58)
273274

274275
#define STRTAB_STE_3_S2TTB_MASK GENMASK_ULL(51, 4)

0 commit comments

Comments
 (0)