|
51 | 51 | };
|
52 | 52 | };
|
53 | 53 |
|
54 |
| - secure_proxy_main: mailbox@32c00000 { |
55 |
| - compatible = "ti,am654-secure-proxy"; |
56 |
| - #mbox-cells = <1>; |
57 |
| - reg-names = "target_data", "rt", "scfg"; |
58 |
| - reg = <0x00 0x32c00000 0x00 0x100000>, |
59 |
| - <0x00 0x32400000 0x00 0x100000>, |
60 |
| - <0x00 0x32800000 0x00 0x100000>; |
61 |
| - interrupt-names = "rx_011"; |
62 |
| - interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; |
63 |
| - }; |
64 |
| - |
65 | 54 | serdes0: serdes@900000 {
|
66 | 55 | compatible = "ti,phy-am654-serdes";
|
67 | 56 | reg = <0x0 0x900000 0x0 0x2000>;
|
|
385 | 374 | ti,sci-rm-range-girq = <0x1>;
|
386 | 375 | };
|
387 | 376 |
|
388 |
| - cbass_main_navss: interconnect0 { |
389 |
| - compatible = "simple-bus"; |
| 377 | + main_navss { |
| 378 | + compatible = "simple-mfd"; |
390 | 379 | #address-cells = <2>;
|
391 | 380 | #size-cells = <2>;
|
392 | 381 | ranges;
|
| 382 | + dma-coherent; |
| 383 | + dma-ranges; |
| 384 | + |
| 385 | + ti,sci-dev-id = <118>; |
393 | 386 |
|
394 | 387 | intr_main_navss: interrupt-controller1 {
|
395 | 388 | compatible = "ti,sci-intr";
|
|
414 | 407 | ti,sci-rm-range-global-event = <0x1>;
|
415 | 408 | };
|
416 | 409 |
|
| 410 | + secure_proxy_main: mailbox@32c00000 { |
| 411 | + compatible = "ti,am654-secure-proxy"; |
| 412 | + #mbox-cells = <1>; |
| 413 | + reg-names = "target_data", "rt", "scfg"; |
| 414 | + reg = <0x00 0x32c00000 0x00 0x100000>, |
| 415 | + <0x00 0x32400000 0x00 0x100000>, |
| 416 | + <0x00 0x32800000 0x00 0x100000>; |
| 417 | + interrupt-names = "rx_011"; |
| 418 | + interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; |
| 419 | + }; |
| 420 | + |
417 | 421 | hwspinlock: spinlock@30e00000 {
|
418 | 422 | compatible = "ti,am654-hwspinlock";
|
419 | 423 | reg = <0x00 0x30e00000 0x00 0x1000>;
|
|
527 | 531 | ti,mbox-num-fifos = <16>;
|
528 | 532 | interrupt-parent = <&intr_main_navss>;
|
529 | 533 | };
|
| 534 | + |
| 535 | + ringacc: ringacc@3c000000 { |
| 536 | + compatible = "ti,am654-navss-ringacc"; |
| 537 | + reg = <0x0 0x3c000000 0x0 0x400000>, |
| 538 | + <0x0 0x38000000 0x0 0x400000>, |
| 539 | + <0x0 0x31120000 0x0 0x100>, |
| 540 | + <0x0 0x33000000 0x0 0x40000>; |
| 541 | + reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target"; |
| 542 | + ti,num-rings = <818>; |
| 543 | + ti,sci-rm-range-gp-rings = <0x2>; /* GP ring range */ |
| 544 | + ti,dma-ring-reset-quirk; |
| 545 | + ti,sci = <&dmsc>; |
| 546 | + ti,sci-dev-id = <187>; |
| 547 | + msi-parent = <&inta_main_udmass>; |
| 548 | + }; |
| 549 | + |
| 550 | + main_udmap: dma-controller@31150000 { |
| 551 | + compatible = "ti,am654-navss-main-udmap"; |
| 552 | + reg = <0x0 0x31150000 0x0 0x100>, |
| 553 | + <0x0 0x34000000 0x0 0x100000>, |
| 554 | + <0x0 0x35000000 0x0 0x100000>; |
| 555 | + reg-names = "gcfg", "rchanrt", "tchanrt"; |
| 556 | + msi-parent = <&inta_main_udmass>; |
| 557 | + #dma-cells = <1>; |
| 558 | + |
| 559 | + ti,sci = <&dmsc>; |
| 560 | + ti,sci-dev-id = <188>; |
| 561 | + ti,ringacc = <&ringacc>; |
| 562 | + |
| 563 | + ti,sci-rm-range-tchan = <0x1>, /* TX_HCHAN */ |
| 564 | + <0x2>; /* TX_CHAN */ |
| 565 | + ti,sci-rm-range-rchan = <0x4>, /* RX_HCHAN */ |
| 566 | + <0x5>; /* RX_CHAN */ |
| 567 | + ti,sci-rm-range-rflow = <0x6>; /* GP RFLOW */ |
| 568 | + }; |
530 | 569 | };
|
531 | 570 |
|
532 | 571 | main_gpio0: main_gpio0@600000 {
|
|
624 | 663 | dma-coherent;
|
625 | 664 | interrupts = <GIC_SPI 355 IRQ_TYPE_EDGE_RISING>;
|
626 | 665 | };
|
| 666 | + |
| 667 | + mcasp0: mcasp@2b00000 { |
| 668 | + compatible = "ti,am33xx-mcasp-audio"; |
| 669 | + reg = <0x0 0x02b00000 0x0 0x2000>, |
| 670 | + <0x0 0x02b08000 0x0 0x1000>; |
| 671 | + reg-names = "mpu","dat"; |
| 672 | + interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>, |
| 673 | + <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>; |
| 674 | + interrupt-names = "tx", "rx"; |
| 675 | + |
| 676 | + dmas = <&main_udmap 0xc400>, <&main_udmap 0x4400>; |
| 677 | + dma-names = "tx", "rx"; |
| 678 | + |
| 679 | + clocks = <&k3_clks 104 0>; |
| 680 | + clock-names = "fck"; |
| 681 | + power-domains = <&k3_pds 104 TI_SCI_PD_EXCLUSIVE>; |
| 682 | + |
| 683 | + status = "disabled"; |
| 684 | + }; |
| 685 | + |
| 686 | + mcasp1: mcasp@2b10000 { |
| 687 | + compatible = "ti,am33xx-mcasp-audio"; |
| 688 | + reg = <0x0 0x02b10000 0x0 0x2000>, |
| 689 | + <0x0 0x02b18000 0x0 0x1000>; |
| 690 | + reg-names = "mpu","dat"; |
| 691 | + interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>, |
| 692 | + <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>; |
| 693 | + interrupt-names = "tx", "rx"; |
| 694 | + |
| 695 | + dmas = <&main_udmap 0xc401>, <&main_udmap 0x4401>; |
| 696 | + dma-names = "tx", "rx"; |
| 697 | + |
| 698 | + clocks = <&k3_clks 105 0>; |
| 699 | + clock-names = "fck"; |
| 700 | + power-domains = <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>; |
| 701 | + |
| 702 | + status = "disabled"; |
| 703 | + }; |
| 704 | + |
| 705 | + mcasp2: mcasp@2b20000 { |
| 706 | + compatible = "ti,am33xx-mcasp-audio"; |
| 707 | + reg = <0x0 0x02b20000 0x0 0x2000>, |
| 708 | + <0x0 0x02b28000 0x0 0x1000>; |
| 709 | + reg-names = "mpu","dat"; |
| 710 | + interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>, |
| 711 | + <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>; |
| 712 | + interrupt-names = "tx", "rx"; |
| 713 | + |
| 714 | + dmas = <&main_udmap 0xc402>, <&main_udmap 0x4402>; |
| 715 | + dma-names = "tx", "rx"; |
| 716 | + |
| 717 | + clocks = <&k3_clks 106 0>; |
| 718 | + clock-names = "fck"; |
| 719 | + power-domains = <&k3_pds 106 TI_SCI_PD_EXCLUSIVE>; |
| 720 | + |
| 721 | + status = "disabled"; |
| 722 | + }; |
| 723 | + |
| 724 | + cal: cal@6f03000 { |
| 725 | + compatible = "ti,am654-cal"; |
| 726 | + reg = <0x0 0x06f03000 0x0 0x400>, |
| 727 | + <0x0 0x06f03800 0x0 0x40>; |
| 728 | + reg-names = "cal_top", |
| 729 | + "cal_rx_core0"; |
| 730 | + interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; |
| 731 | + ti,camerrx-control = <&scm_conf 0x40c0>; |
| 732 | + clock-names = "fck"; |
| 733 | + clocks = <&k3_clks 2 0>; |
| 734 | + power-domains = <&k3_pds 2 TI_SCI_PD_EXCLUSIVE>; |
| 735 | + |
| 736 | + ports { |
| 737 | + #address-cells = <1>; |
| 738 | + #size-cells = <0>; |
| 739 | + |
| 740 | + csi2_0: port@0 { |
| 741 | + reg = <0>; |
| 742 | + }; |
| 743 | + }; |
| 744 | + }; |
627 | 745 | };
|
0 commit comments