@@ -654,9 +654,10 @@ static inline u32 reg_to_event(u32 reg, struct event_map field)
654
654
return (reg & field .reg_mask ) ? BIT (field .event_bit ) : 0 ;
655
655
}
656
656
657
- static u32 pcie_events (void __iomem * addr )
657
+ static u32 pcie_events (struct mc_pcie * port )
658
658
{
659
- u32 reg = readl_relaxed (addr );
659
+ void __iomem * ctrl_base_addr = port -> axi_base_addr + MC_PCIE_CTRL_ADDR ;
660
+ u32 reg = readl_relaxed (ctrl_base_addr + PCIE_EVENT_INT );
660
661
u32 val = 0 ;
661
662
int i ;
662
663
@@ -666,9 +667,10 @@ static u32 pcie_events(void __iomem *addr)
666
667
return val ;
667
668
}
668
669
669
- static u32 sec_errors (void __iomem * addr )
670
+ static u32 sec_errors (struct mc_pcie * port )
670
671
{
671
- u32 reg = readl_relaxed (addr );
672
+ void __iomem * ctrl_base_addr = port -> axi_base_addr + MC_PCIE_CTRL_ADDR ;
673
+ u32 reg = readl_relaxed (ctrl_base_addr + SEC_ERROR_INT );
672
674
u32 val = 0 ;
673
675
int i ;
674
676
@@ -678,9 +680,10 @@ static u32 sec_errors(void __iomem *addr)
678
680
return val ;
679
681
}
680
682
681
- static u32 ded_errors (void __iomem * addr )
683
+ static u32 ded_errors (struct mc_pcie * port )
682
684
{
683
- u32 reg = readl_relaxed (addr );
685
+ void __iomem * ctrl_base_addr = port -> axi_base_addr + MC_PCIE_CTRL_ADDR ;
686
+ u32 reg = readl_relaxed (ctrl_base_addr + DED_ERROR_INT );
684
687
u32 val = 0 ;
685
688
int i ;
686
689
@@ -690,9 +693,10 @@ static u32 ded_errors(void __iomem *addr)
690
693
return val ;
691
694
}
692
695
693
- static u32 local_events (void __iomem * addr )
696
+ static u32 local_events (struct mc_pcie * port )
694
697
{
695
- u32 reg = readl_relaxed (addr );
698
+ void __iomem * bridge_base_addr = port -> axi_base_addr + MC_PCIE_BRIDGE_ADDR ;
699
+ u32 reg = readl_relaxed (bridge_base_addr + ISTATUS_LOCAL );
696
700
u32 val = 0 ;
697
701
int i ;
698
702
@@ -704,15 +708,12 @@ static u32 local_events(void __iomem *addr)
704
708
705
709
static u32 get_events (struct mc_pcie * port )
706
710
{
707
- void __iomem * bridge_base_addr =
708
- port -> axi_base_addr + MC_PCIE_BRIDGE_ADDR ;
709
- void __iomem * ctrl_base_addr = port -> axi_base_addr + MC_PCIE_CTRL_ADDR ;
710
711
u32 events = 0 ;
711
712
712
- events |= pcie_events (ctrl_base_addr + PCIE_EVENT_INT );
713
- events |= sec_errors (ctrl_base_addr + SEC_ERROR_INT );
714
- events |= ded_errors (ctrl_base_addr + DED_ERROR_INT );
715
- events |= local_events (bridge_base_addr + ISTATUS_LOCAL );
713
+ events |= pcie_events (port );
714
+ events |= sec_errors (port );
715
+ events |= ded_errors (port );
716
+ events |= local_events (port );
716
717
717
718
return events ;
718
719
}
0 commit comments