Skip to content

Commit d8f1055

Browse files
Andre-ARMwens
authored andcommitted
arm64: dts: allwinner: a100: set maximum MMC frequency
The manual for the Allwinner A133 SoC mentions that the maximum supported MMC frequency is 150 MHz, for all of the MMC devices. Describe that in the DT entry, to help drivers setting the right interface frequency. Fixes: fcfbb8d ("arm64: allwinner: a100: Add MMC related nodes") Signed-off-by: Andre Przywara <[email protected]> Link: https://patch.msgid.link/[email protected] Signed-off-by: Chen-Yu Tsai <[email protected]>
1 parent c6800f1 commit d8f1055

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -252,6 +252,7 @@
252252
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
253253
pinctrl-names = "default";
254254
pinctrl-0 = <&mmc0_pins>;
255+
max-frequency = <150000000>;
255256
status = "disabled";
256257
#address-cells = <1>;
257258
#size-cells = <0>;
@@ -267,6 +268,7 @@
267268
interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
268269
pinctrl-names = "default";
269270
pinctrl-0 = <&mmc1_pins>;
271+
max-frequency = <150000000>;
270272
status = "disabled";
271273
#address-cells = <1>;
272274
#size-cells = <0>;
@@ -282,6 +284,7 @@
282284
interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
283285
pinctrl-names = "default";
284286
pinctrl-0 = <&mmc2_pins>;
287+
max-frequency = <150000000>;
285288
status = "disabled";
286289
#address-cells = <1>;
287290
#size-cells = <0>;

0 commit comments

Comments
 (0)