We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4233463 commit d95abcaCopy full SHA for d95abca
drivers/clk/mediatek/clk-gate.c
@@ -53,17 +53,15 @@ static void mtk_cg_clr_bit(struct clk_hw *hw)
53
static void mtk_cg_set_bit_no_setclr(struct clk_hw *hw)
54
{
55
struct mtk_clk_gate *cg = to_mtk_clk_gate(hw);
56
- u32 cgbit = BIT(cg->bit);
57
58
- regmap_update_bits(cg->regmap, cg->sta_ofs, cgbit, cgbit);
+ regmap_set_bits(cg->regmap, cg->sta_ofs, BIT(cg->bit));
59
}
60
61
static void mtk_cg_clr_bit_no_setclr(struct clk_hw *hw)
62
63
64
65
66
- regmap_update_bits(cg->regmap, cg->sta_ofs, cgbit, 0);
+ regmap_clear_bits(cg->regmap, cg->sta_ofs, BIT(cg->bit));
67
68
69
static int mtk_cg_enable(struct clk_hw *hw)
0 commit comments