Skip to content

Commit de9637c

Browse files
marcanMani-Sadhasivam
authored andcommitted
PCI: apple: Drop poll for CORE_RC_PHYIF_STAT_REFCLK
This is checking a core refclk in per-port setup which doesn't make a lot of sense, and the bootloader needs to have gone through this anyway. It doesn't work on T602x, so just drop it across the board. Signed-off-by: Hector Martin <[email protected]> Signed-off-by: Alyssa Rosenzweig <[email protected]> Signed-off-by: Marc Zyngier <[email protected]> Signed-off-by: Manivannan Sadhasivam <[email protected]> Tested-by: Janne Grunau <[email protected]> Reviewed-by: Rob Herring (Arm) <[email protected]> Reviewed-by: Manivannan Sadhasivam <[email protected]> Acked-by: Alyssa Rosenzweig <[email protected]> Link: https://patch.msgid.link/[email protected]
1 parent 80b31fb commit de9637c

File tree

1 file changed

+0
-6
lines changed

1 file changed

+0
-6
lines changed

drivers/pci/controller/pcie-apple.c

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -475,12 +475,6 @@ static int apple_pcie_setup_refclk(struct apple_pcie *pcie,
475475
u32 stat;
476476
int res;
477477

478-
res = readl_relaxed_poll_timeout(pcie->base + CORE_RC_PHYIF_STAT, stat,
479-
stat & CORE_RC_PHYIF_STAT_REFCLK,
480-
100, 50000);
481-
if (res < 0)
482-
return res;
483-
484478
rmw_set(PHY_LANE_CTL_CFGACC, port->phy + PHY_LANE_CTL);
485479
rmw_set(PHY_LANE_CFG_REFCLK0REQ, port->phy + PHY_LANE_CFG);
486480

0 commit comments

Comments
 (0)