@@ -28,11 +28,9 @@ properties:
28
28
- mediatek,mt8195-imp_iic_wrap_s
29
29
- mediatek,mt8195-imp_iic_wrap_w
30
30
- mediatek,mt8195-mfgcfg
31
- - mediatek,mt8195-vppsys0
32
31
- mediatek,mt8195-wpesys
33
32
- mediatek,mt8195-wpesys_vpp0
34
33
- mediatek,mt8195-wpesys_vpp1
35
- - mediatek,mt8195-vppsys1
36
34
- mediatek,mt8195-imgsys
37
35
- mediatek,mt8195-imgsys1_dip_top
38
36
- mediatek,mt8195-imgsys1_dip_nr
@@ -92,13 +90,6 @@ examples:
92
90
#clock-cells = <1>;
93
91
};
94
92
95
- - |
96
- vppsys0: clock-controller@14000000 {
97
- compatible = "mediatek,mt8195-vppsys0";
98
- reg = <0x14000000 0x1000>;
99
- #clock-cells = <1>;
100
- };
101
-
102
93
- |
103
94
wpesys: clock-controller@14e00000 {
104
95
compatible = "mediatek,mt8195-wpesys";
@@ -120,13 +111,6 @@ examples:
120
111
#clock-cells = <1>;
121
112
};
122
113
123
- - |
124
- vppsys1: clock-controller@14f00000 {
125
- compatible = "mediatek,mt8195-vppsys1";
126
- reg = <0x14f00000 0x1000>;
127
- #clock-cells = <1>;
128
- };
129
-
130
114
- |
131
115
imgsys: clock-controller@15000000 {
132
116
compatible = "mediatek,mt8195-imgsys";
0 commit comments