|
158 | 158 | cache-size = <2097152>;
|
159 | 159 | cache-unified;
|
160 | 160 | interrupt-parent = <&plic>;
|
161 |
| - interrupts = <1 2 3>; |
| 161 | + interrupts = <1>, <2>, <3>; |
162 | 162 | reg = <0x0 0x2010000 0x0 0x1000>;
|
163 | 163 | };
|
164 | 164 |
|
165 | 165 | clint@2000000 {
|
166 | 166 | compatible = "sifive,fu540-c000-clint", "sifive,clint0";
|
167 | 167 | reg = <0x0 0x2000000 0x0 0xC000>;
|
168 |
| - interrupts-extended = <&cpu0_intc 3 &cpu0_intc 7 |
169 |
| - &cpu1_intc 3 &cpu1_intc 7 |
170 |
| - &cpu2_intc 3 &cpu2_intc 7 |
171 |
| - &cpu3_intc 3 &cpu3_intc 7 |
172 |
| - &cpu4_intc 3 &cpu4_intc 7>; |
| 168 | + interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>, |
| 169 | + <&cpu1_intc 3>, <&cpu1_intc 7>, |
| 170 | + <&cpu2_intc 3>, <&cpu2_intc 7>, |
| 171 | + <&cpu3_intc 3>, <&cpu3_intc 7>, |
| 172 | + <&cpu4_intc 3>, <&cpu4_intc 7>; |
173 | 173 | };
|
174 | 174 |
|
175 | 175 | plic: interrupt-controller@c000000 {
|
|
178 | 178 | #address-cells = <0>;
|
179 | 179 | #interrupt-cells = <1>;
|
180 | 180 | interrupt-controller;
|
181 |
| - interrupts-extended = <&cpu0_intc 11 |
182 |
| - &cpu1_intc 11 &cpu1_intc 9 |
183 |
| - &cpu2_intc 11 &cpu2_intc 9 |
184 |
| - &cpu3_intc 11 &cpu3_intc 9 |
185 |
| - &cpu4_intc 11 &cpu4_intc 9>; |
| 181 | + interrupts-extended = <&cpu0_intc 11>, |
| 182 | + <&cpu1_intc 11>, <&cpu1_intc 9>, |
| 183 | + <&cpu2_intc 11>, <&cpu2_intc 9>, |
| 184 | + <&cpu3_intc 11>, <&cpu3_intc 9>, |
| 185 | + <&cpu4_intc 11>, <&cpu4_intc 9>; |
186 | 186 | riscv,ndev = <186>;
|
187 | 187 | };
|
188 | 188 |
|
189 | 189 | dma@3000000 {
|
190 | 190 | compatible = "sifive,fu540-c000-pdma";
|
191 | 191 | reg = <0x0 0x3000000 0x0 0x8000>;
|
192 | 192 | interrupt-parent = <&plic>;
|
193 |
| - interrupts = <23 24 25 26 27 28 29 30>; |
| 193 | + interrupts = <23>, <24>, <25>, <26>, <27>, <28>, <29>, |
| 194 | + <30>; |
194 | 195 | #dma-cells = <1>;
|
195 | 196 | };
|
196 | 197 |
|
|
254 | 255 | compatible = "microchip,mpfs-sd4hc", "cdns,sd4hc";
|
255 | 256 | reg = <0x0 0x20008000 0x0 0x1000>;
|
256 | 257 | interrupt-parent = <&plic>;
|
257 |
| - interrupts = <88 89>; |
| 258 | + interrupts = <88>, <89>; |
258 | 259 | clocks = <&clkcfg 6>;
|
259 | 260 | max-frequency = <200000000>;
|
260 | 261 | status = "disabled";
|
|
264 | 265 | compatible = "cdns,macb";
|
265 | 266 | reg = <0x0 0x20110000 0x0 0x2000>;
|
266 | 267 | interrupt-parent = <&plic>;
|
267 |
| - interrupts = <64 65 66 67>; |
| 268 | + interrupts = <64>, <65>, <66>, <67>; |
268 | 269 | local-mac-address = [00 00 00 00 00 00];
|
269 | 270 | clocks = <&clkcfg 4>, <&clkcfg 2>;
|
270 | 271 | clock-names = "pclk", "hclk";
|
|
277 | 278 | compatible = "cdns,macb";
|
278 | 279 | reg = <0x0 0x20112000 0x0 0x2000>;
|
279 | 280 | interrupt-parent = <&plic>;
|
280 |
| - interrupts = <70 71 72 73>; |
| 281 | + interrupts = <70>, <71>, <72>, <73>; |
281 | 282 | local-mac-address = [00 00 00 00 00 00];
|
282 | 283 | clocks = <&clkcfg 5>, <&clkcfg 2>;
|
283 | 284 | status = "disabled";
|
|
0 commit comments