Skip to content

Commit e367e3c

Browse files
leoliu-ocbjorn-helgaas
authored andcommitted
PCI: Add ACS quirk for more Zhaoxin Root Ports
Add more Root Port Device IDs to pci_quirk_zhaoxin_pcie_ports_acs() for some new Zhaoxin platforms. Fixes: 299bd04 ("PCI: Add ACS quirk for Zhaoxin Root/Downstream Ports") Link: https://lore.kernel.org/r/[email protected] Signed-off-by: LeoLiuoc <[email protected]> [bhelgaas: update subject, drop changelog, add Fixes, add stable tag, fix whitespace, wrap code comment] Signed-off-by: Bjorn Helgaas <[email protected]> Cc: <[email protected]> # 5.7
1 parent b85ea95 commit e367e3c

File tree

1 file changed

+6
-2
lines changed

1 file changed

+6
-2
lines changed

drivers/pci/quirks.c

Lines changed: 6 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4699,17 +4699,21 @@ static int pci_quirk_xgene_acs(struct pci_dev *dev, u16 acs_flags)
46994699
* But the implementation could block peer-to-peer transactions between them
47004700
* and provide ACS-like functionality.
47014701
*/
4702-
static int pci_quirk_zhaoxin_pcie_ports_acs(struct pci_dev *dev, u16 acs_flags)
4702+
static int pci_quirk_zhaoxin_pcie_ports_acs(struct pci_dev *dev, u16 acs_flags)
47034703
{
47044704
if (!pci_is_pcie(dev) ||
47054705
((pci_pcie_type(dev) != PCI_EXP_TYPE_ROOT_PORT) &&
47064706
(pci_pcie_type(dev) != PCI_EXP_TYPE_DOWNSTREAM)))
47074707
return -ENOTTY;
47084708

4709+
/*
4710+
* Future Zhaoxin Root Ports and Switch Downstream Ports will
4711+
* implement ACS capability in accordance with the PCIe Spec.
4712+
*/
47094713
switch (dev->device) {
47104714
case 0x0710 ... 0x071e:
47114715
case 0x0721:
4712-
case 0x0723 ... 0x0732:
4716+
case 0x0723 ... 0x0752:
47134717
return pci_acs_ctrl_enabled(acs_flags,
47144718
PCI_ACS_SV | PCI_ACS_RR | PCI_ACS_CR | PCI_ACS_UF);
47154719
}

0 commit comments

Comments
 (0)