Skip to content

Commit e80ed63

Browse files
committed
riscv: dts: sophgo: remove address-cells from intc node
A recent submission [1] from Rob has added additionalProperties: false to the interrupt-controller child node of RISC-V cpus, highlighting that the new cv1800b DT has been incorrectly using #address-cells. It has no child nodes, so #address-cells is not needed. Remove it. Link: https://patchwork.kernel.org/project/linux-riscv/patch/[email protected]/ [1] Fixes: c3dffa8 ("riscv: dts: sophgo: add initial CV1800B SoC device tree") Reviewed-by: Jisheng Zhang <[email protected]> Acked-by: Chen Wang <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
1 parent b85ea95 commit e80ed63

File tree

1 file changed

+0
-1
lines changed

1 file changed

+0
-1
lines changed

arch/riscv/boot/dts/sophgo/cv1800b.dtsi

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -34,7 +34,6 @@
3434
cpu0_intc: interrupt-controller {
3535
compatible = "riscv,cpu-intc";
3636
interrupt-controller;
37-
#address-cells = <0>;
3837
#interrupt-cells = <1>;
3938
};
4039
};

0 commit comments

Comments
 (0)