dt-bindings: spi: cadence-quadspi: document "intel,socfpga-qspi"

The QSPI controller on Intel's SoCFPGA platform does not implement the
CQSPI_REG_WR_COMPLETION_CTRL register, thus a write to this register
results in a crash.

Introduce the dts compatible "intel,socfpga-qspi" to differentiate the
hardware.

Acked-by: Pratyush Yadav <[email protected]>
Reviewed-by: Rob Herring <[email protected]>
Signed-off-by: Dinh Nguyen <[email protected]>
---
v3: revert to "intel,socfpga-qspi"
v2: change binding to "cdns,qspi-nor-0010" to be more generic for other
    platforms

Author: Dinh Nguyen

Documentation/devicetree/bindings/spi/cdns,qspi-nor.yaml

@@ -29,6 +29,7 @@ properties:
               - ti,am654-ospi
               - intel,lgm-qspi
               - xlnx,versal-ospi-1.0
+              - intel,socfpga-qspi
           - const: cdns,qspi-nor
       - const: cdns,qspi-nor