Skip to content

Commit f3c0366

Browse files
claudiubezneanoglitch
authored andcommitted
ARM: dts: at91: sama7g5-ek: use blocks 0 and 1 of TCB0 as cs and ce
Use blocks 0 and 1 of TCB0 for clocksource and clockevent functionality. PIT64B is already enabled on SAMA7G5 targets for this but TCB0 will be used as a fallback only in case PIT64B will fail to probe. Signed-off-by: Claudiu Beznea <[email protected]> Signed-off-by: Nicolas Ferre <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent 9430ff3 commit f3c0366

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

arch/arm/boot/dts/at91-sama7g5ek.dts

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -654,6 +654,18 @@
654654
status = "okay";
655655
};
656656

657+
&tcb0 {
658+
timer0: timer@0 {
659+
compatible = "atmel,tcb-timer";
660+
reg = <0>;
661+
};
662+
663+
timer1: timer@1 {
664+
compatible = "atmel,tcb-timer";
665+
reg = <1>;
666+
};
667+
};
668+
657669
&trng {
658670
status = "okay";
659671
};

0 commit comments

Comments
 (0)