|
| 1 | +/* SPDX-License-Identifier: GPL-2.0+ */ |
| 2 | + |
| 3 | +#ifndef __DT_BINDINGS_CLOCK_BCM63268_H |
| 4 | +#define __DT_BINDINGS_CLOCK_BCM63268_H |
| 5 | + |
| 6 | +#define BCM63268_CLK_DIS_GLESS 0 |
| 7 | +#define BCM63268_CLK_VDSL_QPROC 1 |
| 8 | +#define BCM63268_CLK_VDSL_AFE 2 |
| 9 | +#define BCM63268_CLK_VDSL 3 |
| 10 | +#define BCM63268_CLK_MIPS 4 |
| 11 | +#define BCM63268_CLK_WLAN_OCP 5 |
| 12 | +#define BCM63268_CLK_DECT 6 |
| 13 | +#define BCM63268_CLK_FAP0 7 |
| 14 | +#define BCM63268_CLK_FAP1 8 |
| 15 | +#define BCM63268_CLK_SAR 9 |
| 16 | +#define BCM63268_CLK_ROBOSW 10 |
| 17 | +#define BCM63268_CLK_PCM 11 |
| 18 | +#define BCM63268_CLK_USBD 12 |
| 19 | +#define BCM63268_CLK_USBH 13 |
| 20 | +#define BCM63268_CLK_IPSEC 14 |
| 21 | +#define BCM63268_CLK_SPI 15 |
| 22 | +#define BCM63268_CLK_HSSPI 16 |
| 23 | +#define BCM63268_CLK_PCIE 17 |
| 24 | +#define BCM63268_CLK_PHYMIPS 18 |
| 25 | +#define BCM63268_CLK_GMAC 19 |
| 26 | +#define BCM63268_CLK_NAND 20 |
| 27 | +#define BCM63268_CLK_TBUS 27 |
| 28 | +#define BCM63268_CLK_ROBOSW250 31 |
| 29 | + |
| 30 | +#endif /* __DT_BINDINGS_CLOCK_BCM63268_H */ |
0 commit comments